Power Optimized Dadda Multiplier Using Two-Phase Clocking Sub-threshold Adiabatic Logic
|
|
- Arleen Perry
- 6 years ago
- Views:
Transcription
1 International Journal of Electronics Engineering Research. ISSN Volume 9, Number 8 (2017) pp Research India Publications Power Optimized Dadda Multiplier Using Two-Phase Clocking Sub-threshold Adiabatic Logic Jayaram Bevara Department of Electronics & Communication Engineering, Gudlavalleru Engineering College, Gudlavalleru, A.P , Tilak V.N.Alapati * Department of Electronics & Communication Engineering, Gudlavalleru Engineering College, Gudlavalleru, A.P , India *Corresponding author Srilakshmi Kaza Department of Electronics & Communication Engineering, Gudlavalleru Engineering College, Gudlavalleru, A.P , India Abstract With increasing demand for portable and battery operated devices, design of low power circuits is gaining importance. Multiplier is an important building block in applications such as digital signal processing, communication systems and arithmetic logic units. In this work, a 4-bit Dadda multiplier with Brent-Kung adder using Two-Phase Clocking Sub-threshold Adiabatic Logic (2PCSAL) is implemented. The designed circuits are simulated by Mentor Graphics tool using TSMC 180 nm CMOS technology. Simulation results indicate that the power consumption of the 2PCSAL Dadda multiplier is 75.1 % less as compared to that reported for 45 nm technology conventional CMOS circuit. Keywords: adiabatic logic, Brent-Kung adder, Dadda multiplier, sub-threshold, two-phase clocking, ultralow-power
2 1172 Jayaram Bevara, Tilak V.N.Alapati and Srilakshmi Kaza 1. INTRODUCTION The requirement for low power chips is increasing day by day due to the demand for portable consumer electronics powered by batteries. In present modern digital systems like sensor networks, pace makers, and mobile systems the battery life is precious and hence ultralow-power consumption is very important [1]. For any digital system, multipliers and adders are the basic and key components and thus are playing a vital role in all these systems. Several multiplier and adder circuits have been designed by many researchers [2-5] to attain low power consumption, lesser area and delay. Power dissipation in VLSI circuits [6] has two major components: static and dynamic. The static and the dynamic power are caused by inherent device leakage when the circuit is in the off state and by charging and discharging of the capacitive nodes respectively. Several low-power design technologies like adiabatic, sub-threshold, and multi-threshold have been used to reduce dynamic power, among which adiabatic logic, a novel low-power circuit structure uses AC supply rather than constant DC to recycle the energy of circuits. Ideally, adiabatic logic circuits have zero power consumption without considering the leakage power. Quasi or partial and fully are the two classifications in adiabatic logic circuits. The quasi type adiabatic logic circuits suffer with adiabatic losses but have a simple architecture. Complex architecture and clock synchronization are the major drawbacks of full adiabatic logic circuits [7-16]. Threshold voltage of the transistors in sub-threshold based digital circuits is higher than the supply voltage. These sub-threshold adiabatic logic circuits have good performance and ultralow-power consumption [17] but the circuit delay is slightly higher. Column compression or tree multipliers like Wallace [18] and Dadda [19] are characterized by high speed. These multipliers are widely used in digital systems for achieving better performance. Full and half adder circuits are the key components for the column compression. The Dadda multiplier needs lesser hardware and its speed of operations is more than the Wallace tree multiplier. The Dadda algorithm implementation requires an adder circuit to add the final set of partial products. The conventional adder circuits like carry select adder and ripple carry adders are failed to give satisfactory results [20]. Hence, we use a parallel prefix adder, such as Brent-Kung adder. These are unique kind of adders, operated using generate and propagate signals [21]. The remaining part of the paper is organized as follows: In section 2, the background of this work is presented. Section 3 describes the implementation of proposed 4-bit Dadda multiplier using Brent-Kung adder. Simulation results are given in section 4. Finally, section 5 contains the conclusion of the paper.
3 Power Optimized Dadda Multiplier Using Two-Phase Clocking TWO-PHASE CLOCKING SUB-THRESHOLD ADIABATIC LOGIC 2.1 Adiabatic logic Figure 1 shows a conventional CMOS inverter, in which the load capacitance is charged through the PMOS transistor when the inverter input is logical low. If input is logical high, the NMOS transistor is ON, and the load capacitance is discharged to ground. The CMOS inverter can be modeled as an RC equivalent circuit as shown in figure 2(a) in which R is the resistance of the PMOS and NMOS transistors, CL is the load capacitance and Vdd is the DC supply voltage. When the switch is closed current flows through the resistor R and the load capacitance CL is charged to Q = CLVdd. The total supplied energy in the charging process is Esupply = QVdd = CLVdd 2. At the load capacitance half of the energy is stored and the remaining energy was consumed. Hence, the dissipated energy per input transition is given as Echarge = CL (1) The total stored charge on load capacitor is dissipated through the NMOS transistor to ground, during the discharge operation. If Etotal is the total energy consumption due to the charging and discharging, it can be expressed as total = Echarge + Edischarge = CL + CL = CL (2) The adiabatic logic circuits are powered by time changing supply voltage like ramp or sinusoidal signals as shown in figure 2(b). The voltage drop across the resistor is small and the energy dissipation during charging and discharging decreases. If the adiabatic circuit is operated by ramp signal with time period T then the power P = CLVdd 2 f, where f = 1/T. In this case the total energy consumption for every process is Eadiabatic = (3) where ξ is the shape factor that depends on clock edges shape, I is the current and R is the resistance. Figure 1: Conventional CMOS inverter
4 1174 Jayaram Bevara, Tilak V.N.Alapati and Srilakshmi Kaza (a) (b) Figure 2: Supply voltage and currents in (a) conventional CMOS logic and (b) adiabatic logic 2.2 Sub-threshold region operation Sub-threshold region is also known as weak inversion region, where the threshold voltage Vth is greater than the gate to source voltage Vgs. In sub-threshold operation of the MOSFET, leakage current occurs at its drain to source region and is expressed as [22] I I ds Vgs Vth nv T I 0 e (4) W L 2 0 Cox ( n 1) VT (5) where µ = mobility, Cox= capacitance of gate oxide film, n = slope factor of sub-threshold region, VT = thermal voltage = kt/q, L= length of the channel and W = width of the channel. Ids exponentially varies with Vgs. In this region of operation, though an order of magnitude decrease in power consumption due to small current compared to the strong inversion region operation is possible, the circuit delay is high. 2.3 Inverter circuit using 2PCSAL The circuit topology of two-phase clocking sub-threshold adiabatic logic (2PCSAL) inverter shown in figure 3 is same as that of conventional static CMOS inverter [23]. The inverter uses a two-phase sinusoidal clocking power supply (Vpa and Vpb) having different frequencies and amplitudes. It has a pulsed input signal A and output Y as shown.
5 Power Optimized Dadda Multiplier Using Two-Phase Clocking 1175 Figure 3: 2PCSAL inverter circuit Figure 4: Simulation results of 2PCSAL inverter Figure 4 shows the simulation results of the 2PCSAL inverter obtained by Mentor Graphics tool using 180 nm standard CMOS process technology. The frequency and peak amplitude of supply voltages Vpa, Vpb and the input signal are 1 MHz, 2 MHz, 0.5 MHz and 0.7 V, 0.35 V, 0.7 V respectively. The size L/W of each transistor is 0.35 μm/1.4 μm. The output Y takes on peak values of Vpa and Vpb respectively when the input A goes low or high as shown in figure BIT DADDA MULTIPLIER IMPLEMENTATION The block diagram of a 4-bit Dadda multiplier with Brent-Kung adder and implemented using 2PCSAL is shown in figure 5. A1 to A4 and B1 to B4 are the
6 1176 Jayaram Bevara, Tilak V.N.Alapati and Srilakshmi Kaza inputs to the Dadda multiplier. Figure 6 describes the scheme for reduction of the initial sixteen partial products P1 to P16. The reduction process comprises the following steps [19]. (i) Partial products are generated by multiplying both the multiplier and multiplicand bits. (ii) (2,2) and (3,2) compressors are used to reduce the partial products. Figure 5: Block diagram of a 4-bit Dadda multiplier with Brent-Kung adder Figure 6: Partial products reduction scheme in 4-bit Dadda multiplier
7 Power Optimized Dadda Multiplier Using Two-Phase Clocking 1177 Figure 7: Schematic circuit for partial products reduction in 4-bit Dadda multiplier The schematic diagram for partial products reduction in 4-bit Dadda multiplier is shown in figure 7. The input data (multiplier and multiplicand) is given to the multiplier. Partial products P1 to P16 are generated using an array of AND gates. The final set of partial products (P1, P2, P5, P9, S3, C3, S4, C4, S5, C5, S6, C6, P16) is derived with the help of half adder and full adder circuits. The final set of partial products is added using Brent-Kung parallel prefix adder of figure 5. Dadda multiplier employing conventional adders perform serial addition of reduced partial products, thus leading to more power consumption. To avoid this problem, the Brent-Kung adder is used at the final stage of addition. P1 is directly available at the output as S[0] and the remaining partial products are given as inputs to the Brent-Kung adder. These partial products are added up in parallel in three stages. The propagate and generate signals are produced using XOR and AND gates in the initial pre-processing stage. The prefix carry trees simultaneously generate the carry signals and are added at post-processing stage. S[1] to S[7] are the other final outputs. The (2,2) and (3,2) compressors are equivalent to half and full adder circuits respectively. For the reduction, conventional half adder is used, but the full adder is optimized by two XNOR gates and one 2 1 multiplexer. The optimized full adder using 2PCSAL shown in figure 8 has three input bits A, B and Cin to generate sum and carry. Both sum and carry outputs depends on the intermediate output bit X. The full adder uses less number of components and hence reduces area and delay as well. equations (7) and (8) represents the outputs of full adder circuit. X = A XNOR B (6) Sum = X XNOR Cin (7) Carry = X? A : Cin (8)
8 1178 Jayaram Bevara, Tilak V.N.Alapati and Srilakshmi Kaza Figure 8: Optimized full adder using 2PCSAL Figure 9: Simulation results of optimized full adder using 2PCSAL
9 Power Optimized Dadda Multiplier Using Two-Phase Clocking 1179 From the simulation results given in figure 9, it can be noted that when the input A, B and Cin bits are high, the peak values of output sum and carry are equal to Vpa and when the inputs are low, the outputs are equal to Vpb bit Brent-Kung adder The block diagram of a Brent-Kung adder is shown in figure 10. For high speed binary additions Bren-Kung adder is used. Brent-Kung adder architecture comprises three stages: pre-processing, prefix carry tree and post-processing. (i) Pre-processing: Initially propagate and generate bits (equations (9) and (10)) are generated at pre-processing stage. Since it is a 6-bit module, the pre-processing stage calculates 6 initial propagate and generate signals. Propagate = A XOR B (9) Generate = A AND B (10) (ii) Prefix carry tree: The signals from the first stage will proceed to this stage and intermediate and final carry bits are generated using the black and gray cells. Figure 11 depicts the implementation of black cell using 2PCSAL. Black cell computes single pair of propagate and generate signals from two pairs of generate and propagate signals. Propagate = Pi AND Pj (11) Generate = (Pi AND Gj) OR Gi (12) The implementation of gray cell is shown in figure 12. This cell generates intermediate carry signals at the end of prefix carry stage. The carry is given by Ci-1 = (Pi AND Cin) OR Gi (13) (iii) Post-processing: SUM[1] = A[i] XOR B[i] XOR C[i-1] = P[i] XOR C[i-1] (14) CARRY = Final MSB bit The final sum and carry signals as given in equation (14) are generated at the end of post-processing stage using the prefix carry tree output. The inputs P2, P5, P9, S3, C3, S4, C4, S5, C5, S6, C6, P16 to the 6-bit Brent-Kung adder using 2PCSAL generate the outputs S[1] to S[7] as shown in figure 13.
10 1180 Jayaram Bevara, Tilak V.N.Alapati and Srilakshmi Kaza Figure 10: Block representation of 6-bit Brent-Kung adder Figure 11: Black cell schematic using 2PCSAL Figure 12: Gray cell logic diagram using 2PCSAL Figure 13: Schematic representation of 6-bit Brent-Kung adder
11 Power Optimized Dadda Multiplier Using Two-Phase Clocking SIMULATION RESULTS The results of the two-phase clocking sub-threshold adiabatic logic based 4-bit Dadda multiplier simulated with Mentor Graphics tool using TSMC 180 nm CMOS technology are shown in figure 14. A1 to A4 are the multiplicand bits, B1 to B4 are the multiplier bits, and S[0] to S[7] are the outputs. For example if A1, B1, A2, B2 are equal to logical zero and A3, B3, A4, B4 are equal to logical one, then the peak values of S[4] and S[7] are Vpa and the remaining output signals are equal to Vpb. The power consumed by the circuit found to be μw and is much lower than the value 81 μw reported for the conventional multiplier circuit implemented using 45nm technology [24]. Figure 14: Simulation results of 4-bit Dadda multiplier
12 1182 Jayaram Bevara, Tilak V.N.Alapati and Srilakshmi Kaza 5. CONCLUSION In this work a 4-bit Dadda multiplier with parallel prefix Brent-Kung adder for summing up the final set of partial products is implemented using two-phase clocking sub-threshold adiabatic logic in TSMC 180nm CMOS technology. The simulation results indicate that a power reduction of 75.1% is achieved with the designed multiplier as compared to the value reported for 45nm technology static CMOS circuit. The proposed adiabatic logic circuit is advantageous for the design of ultralow-power digital circuits. REFERENCES [1] Moon, Y and Jeong, D. K., 1996, An efficient charge recovery logic circuit, IEEE J. Solid-state Circuits, 31(4), pp [2] Priya Gupta, Anu Gupta, and Abhijit Asati, 2015, Power-aware design of logarithmic prefix adders in sub-threshold regime: A comparative analysis, Elsevier Journal of Procedia Computer Science, 46, pp [3] Minakshi Sanadhya and M. Vinoth Kumar, 2015, Recent development in efficient adiabatic logic circuits and power analysis with CMOS logic, Elsevier Journal of Procedia Computer Science, 57, pp [4] Priya Gupta, Anu Gupta, and Abhijit Asati, 2015, Ultra low power MUX based compressors for Wallace and Dadda multipliers in sub-threshold regime, American Journal of Engineering and Applied Sciences, 8(4), pp [5] Atef Ibrahim and Fayez Gebali, 2015, Optimized structures of hybrid ripple carry and hierarchical carry look ahead adders, Microelectronics Journal, 46(9), pp [6] A. Wang, B. H. Calhoun, and A. P. Chandrakasan, 2006, Sub-threshold design for ultralow-power Systems, Springer. [7] Suhwan Kim and Papaefthymiou, M. C., 2001, True single-phase adiabatic circuitry, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 9(1), pp [8] Oklobdzija, V.G., 1997, Pass-transistor adiabatic logic using single-phase clock supply, IEEE Trans. Circuits and Syst., 44(10), pp [9] Maksimovic, D, 1997, Clocked CMOS adiabatic logic with integrated single-phase power-clock supply: experimental results, in Proc. of IEEE Int. Conf. on Low Power Electronics and Design, pp [10] Vetuli, A., Pascoli, S. D., and Reyneri, L. M., 1996, Positive feedback in adiabatic logic, IEEE Electronics Lett., 32(20), pp [11] Wang, W.Y. and Lau, K.T., 1996, Transmission gate interfaced APDL design, IEEE Electronics Lett., 32(4), pp
13 Power Optimized Dadda Multiplier Using Two-Phase Clocking 1183 [12] Chulwoo Kim, 1996, NMOS energy recovery logic, in Proc. of IEEE Int. Symp. on VLSI Syst., pp [13] Dickinson, A.G. and Denker, J.S., 1995, Adiabatic dynamic logic, IEEE J. Solid-state Circuits, 30(3), pp [14] Alan Krmer, 2015, Adiabatic computing with the 2N-2N2D logic family, in Proc. of IEEE Int. Conf. on Very Large Scale Integr. Circuits, pp [15] Chandrakasan, A.P. and Brodersen, R.W., 1995, Minimizing power consumption in digital CMOS circuits, in Proc. of IEEE Int. Conf. on Very Large Scale Integr. (VLSI) Syst., pp [16] Kamer, A., Denker, J.S., Stephen C. Avery, Dickinson, Alex G. and Thomas R. Wik, 1994, Adiabatic computing with the 2N-2N2D logic family, in Proc. of AT&T Laboratories Symp. on VLSI Circuits Digest of Technical Papers, pp [17] Chanda, M., Jain, S., Swapnadip De, and Chandan Kumar Sarkar, 2015, Implementation of sub-threshold adiabatic logic for ultralow-power application, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 23(12), pp [18] C. S. Wallace, C.S., 1964, A suggestion for a fast multiplier, IEEE Trans. Electronic Computers, EC-13(1), pp [19] Dadda, L., 1965, Some schemes for parallel multipliers, Alta Freq., 34, pp [20] Zimmerman, R., 1997, Binary adder architectures for cell based VLSI design, Swiss Federal Institute of Technology. [21] Pallavi Saxena, 2015, Design of low power and high speed carry select adder using Brent-Kung adder, in Proc. of IEEE Int. Conf. on Very Large Scale Integr. Syst., pp [22] Kato, K., Takahashi, Y., and Sekine, T., 2014, Two-phase clocking sub-threshold adiabatic logic, in Proc. of IEEE Int. Symp. on Circuits and Syst., pp [23] Kato, K., Takahashi, Y., and Sekine, T., 2015, A 4x4-bit multiplier LSI implementation of two phase clocking sub-threshold adiabatic logic, in Proc. of IEEE Int. Conf. on New Circuits and Systems, pp [24] Dinesh, B., 2014, Comparison of regular and tree based multiplier architectures with modified booth encoding for 4 bits on layout level using 45nm technology, in Proc. of IEEE Int. Conf. on Green Computing and Electrical Engineering, pp. 1-6.
14 1184 Jayaram Bevara, Tilak V.N.Alapati and Srilakshmi Kaza BIOGRAPHICAL SKETCH OF AUTHORS: Jayaram Bevara was born on 25 th June 1993 in Andhra Pradesh, India. He received his B.Tech degree in 2014 in Electronics and Communication Engineering and M.Tech degree in 2016 in Embedded Systems from Jawaharlal Nehru Technological University Kakinada, Kakinada. His area of interest is Low Power VLSI. A. V. N. Tilak has obtained his B.E, M.Tech, and Ph.D from MIT Manipal, IIT Kanpur, and IIT Madras respectively. His areas of interest are Microelectronics, Digital Design, and Low Power VLSI Design. Dr. Tilak is a member of IEEE, Fellow IETE, Fellow IE(I), and Life member of ISTE. Srilakshmi. K obtained her B.Tech in Electronics and Communication Engineering and M.Tech in VLSI System Design from Jawaharlal Nehru Technological University Kakinada, Kakinada in 2009 and 2011 respectively. At present she is pursuing Ph.D from JNTUH, Hyderabad. Her research interests include Low power VLSI and Embedded design.
Design of Multiplier using Low Power CMOS Technology
Page 203 Design of Multiplier using Low Power CMOS Technology G.Nathiya 1 and M.Balasubramani 2 1 PG Student, Department of ECE, Vivekanandha College of Engineering for Women, India. Email: nathiya.mani94@gmail.com
More informationDesign of Energy Efficient Arithmetic Circuits Using Charge Recovery Adiabatic Logic
Design of Energy Efficient Arithmetic Circuits Using Charge Recovery Adiabatic ogic B. Dilli Kumar 1, M. Bharathi 2 1 M. Tech (VSI), Department of ECE, Sree Vidyanikethan Engineering College, Tirupati,
More informationHigh Performance Low-Power Signed Multiplier
High Performance Low-Power Signed Multiplier Amir R. Attarha Mehrdad Nourani VLSI Circuits & Systems Laboratory Department of Electrical and Computer Engineering University of Tehran, IRAN Email: attarha@khorshid.ece.ut.ac.ir
More informationDESIGN AND ANALYSIS OF LOW POWER ADDERS USING SUBTHRESHOLD ADIABATIC LOGIC S.Soundarya 1, MS.S.Anusooya 2, V.Jean Shilpa 3 1
DESIGN AND ANALYSIS OF LOW POWER ADDERS USING SUBTHRESHOLD ADIABATIC LOGIC S.Soundarya 1, MS.S.Anusooya 2, V.Jean Shilpa 3 1 PG student, VLSI and Embedded systems, 2,3 Assistant professor of ECE Dept.
More informationImproved Two Phase Clocked Adiabatic Static CMOS Logic Circuit
Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2017, 4 (5): 319-325 Research Article ISSN: 2394-658X Improved Two Phase Clocked Adiabatic Static CMOS Logic Circuit
More informationDesign of Multiplier Using CMOS Technology
Design of Multiplier Using CMOS Technology 1 G. Nathiya, 2 M. Balasubaramani 1 PG student, Department of ECE, Vivekanandha College of engineering for women, Tiruchengode 2 AP/ /ECE student, Department
More informationAn Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors
An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors T.N.Priyatharshne Prof. L. Raja, M.E, (Ph.D) A. Vinodhini ME VLSI DESIGN Professor, ECE DEPT ME VLSI DESIGN
More informationLow Power Parallel Prefix Adder Design Using Two Phase Adiabatic Logic
Journal of Electrical and Electronic Engineering 2015; 3(6): 181-186 Published online December 7, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150306.11 ISSN: 2329-1613 (Print);
More informationADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BYAENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2017 Special 11(6): pages 657-663 Open Access Journal Design and Implementation
More informationA Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)
A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI) Mahendra Kumar Lariya 1, D. K. Mishra 2 1 M.Tech, Electronics and instrumentation Engineering, Shri G. S. Institute of Technology
More informationLow Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic
More informationImplementation of Carry Select Adder using CMOS Full Adder
Implementation of Carry Select Adder using CMOS Full Adder Smitashree.Mohapatra Assistant professor,ece department MVSR Engineering College Nadergul,Hyderabad-510501 R. VaibhavKumar PG Scholar, ECE department(es&vlsid)
More informationImplementation of Efficient 5:3 & 7:3 Compressors for High Speed and Low-Power Operations
Volume-7, Issue-3, May-June 2017 International Journal of Engineering and Management Research Page Number: 42-47 Implementation of Efficient 5:3 & 7:3 Compressors for High Speed and Low-Power Operations
More informationComparison of Multiplier Design with Various Full Adders
Comparison of Multiplier Design with Various Full s Aruna Devi S 1, Akshaya V 2, Elamathi K 3 1,2,3Assistant Professor, Dept. of Electronics and Communication Engineering, College, Tamil Nadu, India ---------------------------------------------------------------------***----------------------------------------------------------------------
More informationPerformance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for Low Power Design
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 6 (June. 2013), V1 PP 14-21 Performance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for
More informationDesign And Implementation Of Arithmetic Logic Unit Using Modified Quasi Static Energy Recovery Adiabatic Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 7, Issue 3, Ver. I (May. - June. 2017), PP 27-34 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design And Implementation Of
More informationDesign of 8-4 and 9-4 Compressors Forhigh Speed Multiplication
American Journal of Applied Sciences 10 (8): 893-900, 2013 ISSN: 1546-9239 2013 R. Marimuthu et al., This open access article is distributed under a Creative Commons Attribution (CC-BY) 3.0 license doi:10.3844/ajassp.2013.893.900
More informationComparative Analysis of Low Power Adiabatic Logic Circuits in DSM Technology
Comparative Analysis of Low Power Adiabatic Logic Circuits in DSM Technology Shaefali Dixit #1, Ashish Raghuwanshi #2, # PG Student [VLSI], Dept. of ECE, IES college of Eng. Bhopal, RGPV Bhopal, M.P. dia
More informationImplementation of High Performance Carry Save Adder Using Domino Logic
Page 136 Implementation of High Performance Carry Save Adder Using Domino Logic T.Jayasimha 1, Daka Lakshmi 2, M.Gokula Lakshmi 3, S.Kiruthiga 4 and K.Kaviya 5 1 Assistant Professor, Department of ECE,
More informationDesign of High Speed Power Efficient Wallace Tree Adders
Design of High Speed Power Efficient Wallace Tree Adders Sakshi Sharma 1, Pallavi Thakur 2 M.Tech. Student 1 Assistant Professor 2 1 University College of Engineering, Punjabi University, Patiala, Punjab,
More informationHigh Speed Binary Counters Based on Wallace Tree Multiplier in VHDL
High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,
More informationAdiabatic Logic Circuits for Low Power, High Speed Applications
IJSTE - International Journal of Science Technology & Engineering Volume 3 Issue 10 April 2017 ISSN (online): 2349-784X Adiabatic Logic Circuits for Low Power, High Speed Applications Satyendra Kumar Ram
More informationDesign & Analysis of Low Power Full Adder
1174 Design & Analysis of Low Power Full Adder Sana Fazal 1, Mohd Ahmer 2 1 Electronics & communication Engineering Integral University, Lucknow 2 Electronics & communication Engineering Integral University,
More informationInvestigation on Performance of high speed CMOS Full adder Circuits
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Investigation on Performance of high speed CMOS Full adder Circuits 1 KATTUPALLI
More informationDomino CMOS Implementation of Power Optimized and High Performance CLA adder
Domino CMOS Implementation of Power Optimized and High Performance CLA adder Kistipati Karthik Reddy 1, Jeeru Dinesh Reddy 2 1 PG Student, BMS College of Engineering, Bull temple Road, Bengaluru, India
More informationLow-Power 4 4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier
Low-Power 4 4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier Nazrul Anuar Graduate School of Engineering Gifu University, - Yanagido Gifu-shi 5 93, Japan Email: n384@edu.gifu-u.ac.jp
More informationDesign and Analysis of Energy Efficient MOS Digital Library Cell Based on Charge Recovery Logic
ISSN (e): 2250 3005 Volume, 08 Issue, 9 Sepetember 2018 International Journal of Computational Engineering Research (IJCER) Design and Analysis of Energy Efficient MOS Digital Library Cell Based on Charge
More informationDesign and Implementation of Complex Multiplier Using Compressors
Design and Implementation of Complex Multiplier Using Compressors Abstract: In this paper, a low-power high speed Complex Multiplier using compressor circuit is proposed for fast digital arithmetic integrated
More informationModified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier
Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier M.Shiva Krushna M.Tech, VLSI Design, Holy Mary Institute of Technology And Science, Hyderabad, T.S,
More informationDesign of Low Power Carry Look-Ahead Adder Using Single Phase Clocked Quasi-Static Adiabatic Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 4, Ver. III (Jul-Aug. 2014), PP 01-08 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of Low Power Carry Look-Ahead Adder Using Single
More informationA NOVEL IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING BRENT KUNG CARRY SELECT ADDER K. Golda Hepzibha 1 and Subha 2
A NOVEL IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING BRENT KUNG CARRY SELECT ADDER K. Golda Hepzibha 1 and Subha 2 ECE Department, Sri Manakula Vinayagar Engineering College, Puducherry, India E-mails:
More informationAn energy efficient full adder cell for low voltage
An energy efficient full adder cell for low voltage Keivan Navi 1a), Mehrdad Maeen 2, and Omid Hashemipour 1 1 Faculty of Electrical and Computer Engineering of Shahid Beheshti University, GC, Tehran,
More informationII. Previous Work. III. New 8T Adder Design
ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: High Performance Circuit Level Design For Multiplier Arun Kumar
More informationDesign and Analysis of Multiplexer using ADIABATIC Logic
Design and Analysis of Multiplexer using ADIABATIC Logic Mopada Durga Prasad 1, Boggarapu Satish Kumar 2 M.Tech Student, Department of ECE, Pydah College of Engineering and Technology, Vizag, India 1 Assistant
More informationDesign Analysis of 1-bit Comparator using 45nm Technology
Design Analysis of 1-bit Comparator using 45nm Technology Pardeep Sharma 1, Rajesh Mehra 2 1,2 Department of Electronics and Communication Engineering, National Institute for Technical Teachers Training
More informationAREA AND DELAY EFFICIENT DESIGN FOR PARALLEL PREFIX FINITE FIELD MULTIPLIER
AREA AND DELAY EFFICIENT DESIGN FOR PARALLEL PREFIX FINITE FIELD MULTIPLIER 1 CH.JAYA PRAKASH, 2 P.HAREESH, 3 SK. FARISHMA 1&2 Assistant Professor, Dept. of ECE, 3 M.Tech-Student, Sir CR Reddy College
More informationDesign and Implementation of combinational circuits in different low power logic styles
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. II (Nov -Dec. 2015), PP 01-05 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design and Implementation of
More informationDesign and Implementation of High Speed Area Efficient Carry Select Adder Using Spanning Tree Adder Technique
2018 IJSRST Volume 4 Issue 11 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology DOI : https://doi.org/10.32628/ijsrst184114 Design and Implementation of High Speed Area
More informationA New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology
Inf. Sci. Lett. 2, No. 3, 159-164 (2013) 159 Information Sciences Letters An International Journal http://dx.doi.org/10.12785/isl/020305 A New network multiplier using modified high order encoder and optimized
More informationEnergy Efficient Design of Logic Circuits Using Adiabatic Process
Energy Efficient Design of Logic Circuits Using Adiabatic Process E. Chitra 1,N. Hemavathi 2, Vinod Ganesan 3 1 Dept. of ECE,SRM University, Chennai, India, chitra.e@ktr.srmuniv.ac.in 2 Dept. of ECE, SRM
More informationGdi Technique Based Carry Look Ahead Adder Design
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 6, Ver. I (Nov - Dec. 2014), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 Gdi Technique Based Carry Look Ahead Adder Design
More informationInternational Journal of Scientific & Engineering Research, Volume 4, Issue 5, May ISSN
International Journal of Scientific & Engineering Research, Volume 4, Issue 5, May-2013 2190 Biquad Infinite Impulse Response Filter Using High Efficiency Charge Recovery Logic K.Surya 1, K.Chinnusamy
More informationPower Efficient adder Cell For Low Power Bio MedicalDevices
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 2, Ver. III (Mar-Apr. 2014), PP 39-45 e-issn: 2319 4200, p-issn No. : 2319 4197 Power Efficient adder Cell For Low Power Bio MedicalDevices
More informationDesign of an optimized multiplier based on approximation logic
ISSN:2348-2079 Volume-6 Issue-1 International Journal of Intellectual Advancements and Research in Engineering Computations Design of an optimized multiplier based on approximation logic Dhivya Bharathi
More information[Krishna, 2(9): September, 2013] ISSN: Impact Factor: INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design of Wallace Tree Multiplier using Compressors K.Gopi Krishna *1, B.Santhosh 2, V.Sridhar 3 gopikoleti@gmail.com Abstract
More informationInternational Journal of Engineering Trends and Technology (IJETT) Volume 45 Number 5 - March 2017
Performance Evaluation in Adiabatic Logic Circuits for Low Power VLSI Design Tabassum Ara #1, Amrita Khera #2, # PG Student [VLSI], Dept. of ECE, Trinity stitute of Technology and Research, Bhopal, RGPV
More informationA Review on Low Power Compressors for High Speed Arithmetic Circuits
A Review on Low Power Compressors for High Speed Arithmetic Circuits Siva Subramanian R 1, Suganya Thevi T 2, Revathy M 3 P.G. Student, Department of ECE, PSNA College of, Dindigul, Tamil Nadu, India 1
More informationModelling Of Adders Using CMOS GDI For Vedic Multipliers
Modelling Of Adders Using CMOS GDI For Vedic Multipliers 1 C.Anuradha, 2 B.Govardhana, 3 Madanna, 1 PG Scholar, Dept Of VLSI System Design, Geetanjali College Of Engineering And Technology, 2 Assistant
More informationEnhancement of Design Quality for an 8-bit ALU
ABHIYANTRIKI An International Journal of Engineering & Technology (A Peer Reviewed & Indexed Journal) Vol. 3, No. 5 (May, 2016) http://www.aijet.in/ eissn: 2394-627X Enhancement of Design Quality for an
More informationLow Power Adiabatic Logic Design
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34 www.iosrjournals.org Low Power Adiabatic
More informationAN EFFICIENT ADIABATIC FULL ADDER DESIGN APPROACH FOR LOW POWER
AN EFFICIENT ADIABATIC FULL ADDER DESIGN APPROACH FOR LOW POWER Baljinder Kaur 1, Narinder Sharma 2, Gurpreet Kaur 3 1 M.Tech Scholar (ECE), 2 HOD (ECE), 3 AP(ECE) ABSTRACT In this paper authors are going
More informationDesign and Analysis of Multiplexer in Different Low Power Techniques
Design and Analysis of Multiplexer in Different Low Power Techniques S Prashanth 1, Prashant K Shah 2 M.Tech Student, Department of ECE, SVNIT, Surat, India 1 Associate Professor, Department of ECE, SVNIT,
More informationDesign of Low Power Energy Efficient CMOS Circuits with Adiabatic Logic
Design of Low Power Energy Efficient CMOS Circuits with Adiabatic Logic Aneesha John 1, Charishma 2 PG student, Department of ECE, NMAMIT, Nitte, Karnataka, India 1 Assistant Professor, Department of ECE,
More informationA Novel Approach for High Speed and Low Power 4-Bit Multiplier
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 3 (Nov. - Dec. 2012), PP 13-26 A Novel Approach for High Speed and Low Power 4-Bit Multiplier
More informationComparative Analysis of Adiabatic Logic Techniques
Comparative Analysis of Adiabatic Logic Techniques Bhakti Patel Student, Department of Electronics and Telecommunication, Mumbai University Vile Parle (west), Mumbai, India ABSTRACT Power Consumption being
More informationA Comparative Analysis of Low Power and Area Efficient Digital Circuit Design
A Comparative Analysis of Low Power and Area Efficient Digital Circuit Design 1 B. Dilli Kumar, 2 A. Chandra Babu, 2 V. Prasad 1 Assistant Professor, Dept. of ECE, Yoganada Institute of Technology & Science,
More informationCascadable adiabatic logic circuits for low-power applications N.S.S. Reddy 1 M. Satyam 2 K.L. Kishore 3
Published in IET Circuits, Devices & Systems Received on 29th September 2007 Revised on 30th June 2008 Cascadable adiabatic logic circuits for low-power applications N.S.S. Reddy 1 M. Satyam 2 K.L. Kishore
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 1,Issue 12, December -2014 Design
More informationDesign of Low Power High Speed Hybrid Full Adder
IJECT Vo l. 6, Is s u e 4, Oc t - De c 2015 ISSN : 2230-7109 (Online) ISSN : 2230-9543 (Print) Design of Low Power High Speed Hybrid Full Adder 1 P. Kiran Kumar, 2 P. Srikanth 1,2 Dept. of ECE, MVGR College
More informationPerformance Analysis of Different Adiabatic Logic Families
Performance Analysis of Different Adiabatic Logic Families 1 Anitha.K, 2 Dr.Meena Srinivasan 1 PG Scholar, 2 Associate Professor Electronics and Communication Engineering Government College of Technology,
More informationPower Optimized Energy Efficient Hybrid Circuits Design by Using A Novel Adiabatic Techniques N.L.S.P.Sai Ram*, K.Rajasekhar**
Power Optimized Energy Efficient Hybrid Circuits Design by Using A Novel Adiabatic Techniques N.L.S.P.Sai Ram*, K.Rajasekhar** *(Department of Electronics and Communication Engineering, ASR College of
More informationA Low-Power High-speed Pipelined Accumulator Design Using CMOS Logic for DSP Applications
International Journal of Research Studies in Computer Science and Engineering (IJRSCSE) Volume. 1, Issue 5, September 2014, PP 30-42 ISSN 2349-4840 (Print) & ISSN 2349-4859 (Online) www.arcjournals.org
More informationPERFORMANCE ANALYSIS OF LOW POWER FULL ADDER CELLS USING 45NM CMOS TECHNOLOGY
International Journal of Microelectronics Engineering (IJME), Vol. 1, No.1, 215 PERFORMANCE ANALYSIS OF LOW POWER FULL ADDER CELLS USING 45NM CMOS TECHNOLOGY K.Dhanunjaya 1, Dr.MN.Giri Prasad 2, Dr.K.Padmaraju
More informationthe cascading of two stages in CMOS domino logic[7,8]. The operating period of a cell when its input clock and output are low is called the precharge
1.5v,.18u Area Efficient 32 Bit Adder using 4T XOR and Modified Manchester Carry Chain Ajith Ravindran FACTS ELCi Electronics and Communication Engineering Saintgits College of Engineering, Kottayam Kerala,
More informationLow Power 32-bit Improved Carry Select Adder based on MTCMOS Technique
Low Power 32-bit Improved Carry Select Adder based on MTCMOS Technique Ch. Mohammad Arif 1, J. Syamuel John 2 M. Tech student, Department of Electronics Engineering, VR Siddhartha Engineering College,
More informationLow Power 8-Bit ALU Design Using Full Adder and Multiplexer
Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Gaddam Sushil Raj B.Tech, Vardhaman College of Engineering. ABSTRACT: Arithmetic logic unit (ALU) is an important part of microprocessor. In
More information2-BIT COMPARATOR WITH 8-TRANSISTOR 1-BIT FULL ADDER WITH CAPACITOR
2-BIT COMPARATOR WITH 8-TRANSISTOR 1-BIT FULL ADDER WITH CAPACITOR C.CHANDAN KUMAR M.Tech-VLSI, Department of ECE, Sree vidyanikethan Engineering college A.Rangampet, Tirupati, India chennachandu123@gmail.com
More informationAn Efficient SQRT Architecture of Carry Select Adder Design by HA and Common Boolean Logic PinnikaVenkateswarlu 1, Ragutla Kalpana 2
An Efficient SQRT Architecture of Carry Select Adder Design by HA and Common Boolean Logic PinnikaVenkateswarlu 1, Ragutla Kalpana 2 1 M.Tech student, ECE, Sri Indu College of Engineering and Technology,
More informationImplementation of Low Power Inverter using Adiabatic Logic
Implementation of Low Power Inverter using Adiabatic Logic Pragati Upadhyay 1, Vishal Moyal 2 M.E. [VLSI Design], Dept. of ECE, SSGI SSTC (FET), Bhilai, Chhattisgarh, India 1 Associate Professor, Dept.
More informationAn Efficient and High Speed 10 Transistor Full Adders with Lector Technique
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 5, Ver. II (Sep.- Oct. 2017), PP 68-73 www.iosrjournals.org An Efficient and
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationEfficient FIR Filter Design Using Modified Carry Select Adder & Wallace Tree Multiplier
Efficient FIR Filter Design Using Modified Carry Select Adder & Wallace Tree Multiplier Abstract An area-power-delay efficient design of FIR filter is described in this paper. In proposed multiplier unit
More informationENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER
ENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER 1 ZUBER M. PATEL 1 S V National Institute of Technology, Surat, Gujarat, Inida E-mail: zuber_patel@rediffmail.com Abstract- This paper presents
More informationDesign and Analysis of CMOS based Low Power Carry Select Full Adder
Design and Analysis of CMOS based Low Power Carry Select Full Adder Mayank Sharma 1, Himanshu Prakash Rajput 2 1 Department of Electronics & Communication Engineering Hindustan College of Science & Technology,
More informationDESIGN AND IMPLEMENTATION OF EFFICIENT LOW POWER POSITIVE FEEDBACK ADIABATIC LOGIC
DESIGN AND IMPLEMENTATION OF EFFICIENT LOW POWER POSITIVE FEEDBACK ADIABATIC LOGIC Indumathi.S 1, Aarthi.C 2 1 PG Scholar, VLSI Design, Sengunther Engineering College, (India) 2 Associate Professor, Dept
More informationDesign of Energy Efficient Logic Using Adiabatic Technique
Design of Energy Efficient Logic Using Adiabatic Technique K B V Babu, B I Neelgar (M.Tech-VLSI), Professor, Department of ECE GMR institute of Technology Rajam, INDIA bvbabu.411@gmail.com Abstract- :
More informationModified Partial Product Generator for Redundant Binary Multiplier with High Modularity and Carry-Free Addition
Modified Partial Product Generator for Redundant Binary Multiplier with High Modularity and Carry-Free Addition Thoka. Babu Rao 1, G. Kishore Kumar 2 1, M. Tech in VLSI & ES, Student at Velagapudi Ramakrishna
More informationA NOVEL 4-Bit ARITHMETIC LOGIC UNIT DESIGN FOR POWER AND AREA OPTIMIZATION
A NOVEL 4-Bit ARITHMETIC LOGIC UNIT DESIGN FOR POWER AND AREA OPTIMIZATION Mr. Snehal Kumbhalkar 1, Mr. Sanjay Tembhurne 2 Department of Electronics and Communication Engineering GHRAET, Nagpur, Maharashtra,
More informationImpact of Logic and Circuit Implementation on Full Adder Performance in 50-NM Technologies
Impact of Logic and Circuit Implementation on Full Adder Performance in 50-NM Technologies Mahesh Yerragudi 1, Immanuel Phopakura 2 1 PG STUDENT, AVR & SVR Engineering College & Technology, Nandyal, AP,
More informationBy Dayadi Lakshmaiah, Dr. M. V. Subramanyam & Dr. K. Satya Prasad Jawaharlal Nehru Technological University, India
Global Journal of Researches in Engineering: F Electrical and Electronics Engineering Volume 14 Issue 9 Version 1.0 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationDesign and Analysis of Row Bypass Multiplier using various logic Full Adders
Design and Analysis of Row Bypass Multiplier using various logic Full Adders Dr.R.Naveen 1, S.A.Sivakumar 2, K.U.Abhinaya 3, N.Akilandeeswari 4, S.Anushya 5, M.A.Asuvanti 6 1 Associate Professor, 2 Assistant
More informationDesign and Analysis of Approximate Compressors for Multiplication
Design and Analysis of Approximate Compressors for Multiplication J.Ganesh M.Tech, (VLSI Design), Siddhartha Institute of Engineering and Technology. Dr.S.Vamshi Krishna, Ph.D Assistant Professor, Department
More informationDESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC
DESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC 1 S.Varalakshmi, 2 M. Rajmohan, M.Tech, 3 P. Pandiaraj, M.Tech 1 M.Tech Department of ECE, 2, 3 Asst.Professor, Department of ECE, 1,
More informationA Novel Low power and Area Efficient Carry- Lookahead Adder Using MOD-GDI Technique
A Novel Low power and Area Efficient Carry- Lookahead Adder Using MOD-GDI Technique Pinninti Kishore 1, P. V. Sridevi 2, K. Babulu 3, K.S Pradeep Chandra 4 1 Assistant Professor, Dept. of ECE, VNRVJIET,
More informationDesign of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer
Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Mr. Y.Satish Kumar M.tech Student, Siddhartha Institute of Technology & Sciences. Mr. G.Srinivas, M.Tech Associate
More informationDesign and Simulation of Novel Full Adder Cells using Modified GDI Cell
Design and Simulation of Novel Full Adder Cells using Modified GDI Cell 1 John George Victor, 2 Dr M Sunil Prakash 1,2 Dept of ECE, MVGR College of Engineering, Vizianagaram, India IJECT Vo l 6, Is s u
More informationA Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates
A Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates Anil Kumar 1 Kuldeep Singh 2 Student Assistant Professor Department of Electronics and Communication Engineering Guru Jambheshwar
More informationLow power high speed hybrid CMOS Full Adder By using sub-micron technology
Low power high speed hybrid CMOS Full Adder By using sub-micron technology Ch.Naveen Kumar 1 Assistant professor,ece department GURUNANAK institutions technical campus Hyderabad-501506 A.V. Rameshwar Rao
More informationInternational Journal Of Global Innovations -Vol.5, Issue.I Paper Id: SP-V5-I1-P04 ISSN Online:
DESIGN AND ANALYSIS OF MULTIPLEXER AND DE- MULTIPLEXERIN DIFFERENT LOW POWER TECHNIQUES #1 KARANAMGOWTHAM, M.Tech Student, #2 AMIT PRAKASH, Associate Professor, Department Of ECE, ECED, NIT, JAMSHEDPUR,
More informationDesign of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications
Design of Modified Shannon Based Full Adder Cell Using PTL Logic for Low Power Applications K.Purnima #1, S.AdiLakshmi #2, M.Sahithi #3, A.Jhansi Rani #4,J.Poornima #5 #1 M.Tech student, Department of
More informationSIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS 1 T.Thomas Leonid, 2 M.Mary Grace Neela, and 3 Jose Anand
More informationPardeep Kumar, Susmita Mishra, Amrita Singh
Study of Existing Full Adders and To Design a LPFA (Low Power Full Adder) Pardeep Kumar, Susmita Mishra, Amrita Singh 1 Department of ECE, B.M.S.E.C, Muktsar, 2,3 Asstt. Professor, B.M.S.E.C, Muktsar Abstract
More informationStructural VHDL Implementation of Wallace Multiplier
International Journal of Scientific & Engineering Research, Volume 4, Issue 4, April-2013 1829 Structural VHDL Implementation of Wallace Multiplier Jasbir Kaur, Kavita Abstract Scheming multipliers that
More informationMinimization of Area and Power in Digital System Design for Digital Combinational Circuits
Indian Journal of Science and Technology, Vol 9(29), DOI: 10.17485/ijst/2016/v9i29/93237, August 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Minimization of Area and Power in Digital System
More informationDesign and Implementation of Hybrid Parallel Prefix Adder
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 8, August 2015, PP 117-124 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Design and Implementation of Hybrid Parallel
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor (SJIF): 5.71 International Journal of Advance Engineering and Research Development Volume 5, Issue 05, May -2018 e-issn (O): 2348-4470 p-issn (P): 2348-6406 COMPARATIVE
More informationNOVEL OSCILLATORS IN SUBTHRESHOLD REGIME
NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological
More informationComparison of adiabatic and Conventional CMOS
Comparison of adiabatic and Conventional CMOS Gurpreet Kaur M.Tech Scholar(ECE), Narinder Sharma HOD (EEE) Amritsar college of Engineering and Technology, Amritsar Abstract:-The Power dissipation in conventional
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationPerformance Analysis of High Speed CMOS Full Adder Circuits For Embedded System
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Performance Analysis of High Speed CMOS Full Adder Circuits For Embedded System
More information