ECE Digital Logic (Labs) ECE 274 Digital Logic. ECE Digital Logic (Textbook) ECE Digital Logic (Optional Textbook)
|
|
- Milo Wilkins
- 6 years ago
- Views:
Transcription
1 ECE 74 Digitl Logic ECE 74 - Digitl Logic (Ls) Instructor: Romn Lysecky, rlysecky@ece.rizon.edu Office Hours: MW :-: PM, ECE Lecture: MW :-: PM, ILC 4 Course Wesite: TAs: L Sections: Hiyong Zhng, hzhng@emil.rizon.edu Julin Sos, jsosmol@emil.rizon.edu Annpoorn Krishnswmy, nnkris@emil.rizon.edu Section : M :PM-4:PM, ECE, TA: Annpoorn Krishnswmy Section : T :AM-:AM, ECE, TA: Julin Sos Section : T :PM-4:PM, ECE, TA: Julin Sos Section 4: W :PM-4:PM, ECE, TA: Annpoorn Krishnswmy Section : T :AM-:PM, ECE, TA: Hiyong Zhng Section : R :AM-:PM, ECE, TA: Hiyong Zhng Section 7: R :PM-4:PM, ECE, TA: Julin Sos Section : :PM-4:PM, ECE, TA: Annpoorn Krishnswmy ECE 74 - Digitl Logic (Textook) ECE 74 - Digitl Logic (Optionl Textook) undmentls of Digitl Logic with Verilog Design Authors: Stephen Brown nd Zvonko Vrnesic ISBN: 777 Wesite: Author: rnk Vhid ISBN: Wesite: Highly Recommended 4 ECE 74 - Digitl Logic (Syllus) Course Brekdown: inl % Midterms 4% Quizzes % Homework % L Assignments % ECE 74 - Digitl Logic (Grding) Grding: 9 % A 9% B 7 % C 7% D Below % All grdes re ssigned on n individul sis.
2 ECE 74 - Digitl Logic (Course Policies) Punctulity: Don t e lte! Cell Phones: Plese turn your cell phone off efore coming to clss! Acdemic Dishonesty: Any cdemic dishonesty will no e tolerted, plese consult the UA Code of Acdemic Integrity. All course work should e completed entirely on your own You re llowed to discuss generl concepts nd ides But you should not discuss homework or l ssignments ECE 74 - Digitl Logic (Course Policies) ing: Be prepred, red over mteril BEORE clss. Regrdes: All requests for regrdes must e sumitted in writing within one week of the distriution of grded mteril. 7 Silicon Wfer Pentium Processor (Die Photo) Individul IC (die) 9 ield-progrmmle Gte Arry (Sprtn Die Photo) Moore s Lw Gordon Moore: co-founder of Intel. Predicted tht numer of trnsistors per chip would grow exponentilly (doule every months). Exponentil improvement in technology is nturl trend: stem engines, dynmos, utomoiles.
3 Moore s Lw Moore s Lw Wht of the following is the lrgest (in terms of numer of trnsistors)? A) Pentium 4 Extreme Edition B) Xilinx PGA C) Geforce Ultr Answer: Courtesy of Intel A) Pentium 4 Extreme Edition (7 million) B) Xilinx PGA ( illion) C) Geforce Ultr ( million) 4 Anlog & Digitl Signls wire microphone Volts nlog-todigitl converter smples nlog signl on wire time digitized signl red from tpe, CD, etc. digitl-to nlog signl nlog reproduced from Stellites DVD Video digitized signl Musicl converter Portle wire plyers recorders instruments music plyers Cell phones Cmers TVs??? time 99speker Volts Anlog vs. Digitl Anlog Continuous E.g., Rdio Antenn on Cell Phone Digitl Discrete E.g., Pentium Processor More nd more nlog products re ecoming digitl. Anlog to Digitl Anlog & Digitl Signls (Typicl System) nlog phenomen Anlog Rdio dt must Trnslted into Digitl formt for the processor to compute the dt trnsmissions Digitl Anlog Converts electricl signl into inry encoding Converts electricl signl into physicl phenomenon s nd other inputs electric digitl signl dt AD digitl dt Digitl System digitl dt DA electric signl digitl dt ctutors nd other outputs Mesures nlog physicl phenomen Converts its ck into electricl signl 7
4 Anlog & Digitl Signls (converting nlog to digitl) Encodings wire microphone wire speker Volts nlog-todigitl converter Volts smples nlog signl on wire time digitized signl red from tpe, CD, etc. digitl-to nlog converter nlog signl reproduced from digitized signl time or this Keypd: Inputs? User presses one utton Outputs? Encoding for tht utton Outputs 9 Encodings Encodings red lue green lck Symol R S Encoding Symol r s Encoding T L t l red lue green lck N E n e red lue green lck O. <t> 9! <spce> Smple ASCII encodings Bse (deciml) Numer System 4 Bse (deciml) Arithmetic Uses the ten numers from to 9 Ech column represents power of Thousnds ( ) column Hundreds ( ) column Tens ( ) column Ones ( ) column 999 = x + 9x + 9x + 9x 4
5 Counting correctly in se Bse (inry) Arithmetic to 9 to 99 to 9 nd up As usul: zero, one, two, etc.,,,... 9: one ten, one ten one, one ten two,... one ten nine,,,..., 9: two ten, two ten one, two ten two,... two ten nine, 4,... 9: three ten, four ten,... nine ten As usul: one hundred, two hundred,... nine hundred. Even etter would e to replce the word hundred y ten to the power of. As usul Uses the two numers from to Every column represents power of Eights ( ) column ours ( ) column Twos ( ) column Ones ( ) column = x + x + x + x Bse (inry) Numer System Bse (inry) Numer System Positionl Numer Systems Convert the following vlue from inry (zero s nd one s) to deciml vlue Positionl Numer Systems Wht is the highest vlue you cn count to using your -fingers? -fingers? =? in Deciml Choose your nswer: A), B) C) 9
6 : System Conversion Converting the deciml numer to inry using the divide-y- method. Deciml Binry. Divide deciml numer y Add reminder to inry numer (current vlue: ) Continue since quotient () is greter thn. Divide quotient y Add reminder to inry numer (current vlue: ) Continue since quotient () is greter thn. Divide quotient y Add reminder to inry numer 4 (current vlue: 4) Continue since quotient () is greter thn 4. Divide quotient y 4 Add reminder to inry numer Quotient is, done (current vlue: ) NOTE: : System Conversion Convert the following deciml vlue to inry (zero s nd one s) vlue 4 =? in Binry Choose your nswer: A) B) C) Generlly, numer cn e converted from one se to nother y ) converting the numer to se, then ) converting the se ten numer to the desired se using the divide-y-n method. My not lwys e the esiest wy Bse (hexdeciml) Numer System Hexdeciml Numers Ech position cn represent vlues Why Mentioned: Used hevily in dt-sheet descriptions of circuits After digits, we move to lph chrcters: A- NOTE: # of Chrcters(-9) = +# of Chrcters (A-) = vlues Binry Deciml Hex-Deciml A B C D E?? 4 : System Conversion System Implementtion Options (Motion in Drk Detector System) Convert the following hexdeciml vlue to inry (zero s nd one s) vlue CAB =? in Binry Motion Light Detector Digitl System? Lmp Detector I P I Detector Choose your nswer: A) B) C) () () (c) System Block Digrm Custom Digitl Implementtion
7 : The Digitl Workhorse : Softwre Implementtion () I P I P I P I P I4 P4 I P I P I7 P7 () Description: using microprocessor Inputs: s (one light, one motion) Outputs: signl to lmp unctionl Description: Lmp illuminted when it is drk nd motion is detected. void min() { while() { P = I &&!I; } } motion light microprocessor f lmp 7 : Timing Digrms (Motion in Drk Detector System) : Motion Detector: Softwre Implementtion motion light microprocessor f lmp P = I &&!I; : 7: 7: 9: 9: time Description: using microprocessor Inputs: motion s Outputs: signl to uzzer unctionl Description: System ctivtes uzzer when ny of the three motion s is ctivted. void min() { while() { P = I I I; I P I P I P I P I4 P4 I P I P I7 P7 motion uzzer } } 9 4 s: Vriety of Processors s: Troule in Prdise PIC ($-) ($-) With microprocessors so redily ville, why would nyone ever need to design new digitl circuits? Pentium (>$) When nlyzing needs for prticulr system: Softwre my e too slow My e too much circuitry thn needed Cn e costly for simple circuits Power hungry Solution? 4 4
8 Process Anlysis: vs. Digitl Smple digitl cmer tsk execution times (in seconds) on microprocessor versus digitl circuit. Digitl Cmer Tsk Custom digitl circuit.. Digitl : Motion Detector Implementtion Description: using microprocessor Inputs: s (one light, one motion) Outputs: signl to lmp unctionl Description: Lmp illuminted when it is drk nd motion is detected. = &&!; Store. When nlyzing needs for prticulr system: Custom circuit my e too costly A processor might e just s fst, nd cheper 4 44 Prtitioning: Possile Digitl Cmer Implementtions Design Prtitioning Deciding which tsks to implement on the microprocessor nd which to implement s custom digitl circuit Digitl cmer implemented with: () microprocessor, () custom circuits, nd (c) comintion of custom circuits nd microprocessor. Prtitioning: Possile Digitl Cmer Implementtions Digitl cmer implemented with: () microprocessor, () custom circuits, nd (c) comintion of custom circuits nd microprocessor. () () (,, nd Store) Store (c) 4 (Store) 4 Prtitioning: Possile Digitl Cmer Implementtions Where do we go from here? Digitl Cmer Tsk Store Totl μp 4 Custom digitl circuit....4 Hyrid: μp + Custom Digitl... () () (c) (,, nd Store) Store ECE 74 Course Gols: Comintionl Logic Design Sequentil Logic Design Design of Common Components Register-Trnsfer Level (RTL) Design Modern pproch to Optimiztion of Digitl s using HDL (Verilog) (Store) 47 4
9 (Humor) There re types of people in the world: Those who get inry nd those who don t. 49
ECE 274 Digital Logic
ECE - Digitl Logic (Textbook - Required) ECE Digitl Logic Instructor: Romn Lysecky, rlysecky@ece.rizon.edu Office Hours: TBA, ECE F Lecture: MWF :-: PM, ILC Course Website: http://www.ece.rizon.edu/~ece/
More informationECE 274 Digital Logic Fall 2009 Digital Design
igitl Logic ll igitl esign MW -:PM, IL Romn Lysecky, rlysecky@ece.rizon.edu http://www.ece.rizon.edu/~ece hpter : Introduction Slides to ccompny the textbook igitl esign, irst dition, by rnk Vhid, John
More informationDigital Design. Chapter 1: Introduction
Digitl Design Chpter : Introduction Slides to ccompny the textbook Digitl Design, with RTL Design, VHDL, nd Verilog, 2nd Edition, by, John Wiley nd Sons Publishers, 2. http://www.ddvhid.com Copyright 2
More informationSequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12
9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil
More informationCS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005
CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 EXPERIMENT 1 FUNDAMENTALS 1. GOALS : Lern how to develop cr lrm digitl circuit during which the following re introduced : CS2204 l fundmentls, nd
More informationTo provide data transmission in indoor
Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut
More informationCS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates
Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the
More information& Y Connected resistors, Light emitting diode.
& Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd
More informationCHAPTER 2 LITERATURE STUDY
CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:
More informationABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC
User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...
More informationHomework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week
Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3
More informationDigital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid
Digitl Design Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design, First Edition, y, John Wiley nd Sons Pulishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses
More informationMETHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin
METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN Inventor: Brin L. Bskin 1 ABSTRACT The present invention encompsses method of loction comprising: using plurlity of signl trnsceivers to receive one or
More informationMOS Transistors. Silicon Lattice
rin n Width W chnnel p-type (doped) sustrte MO Trnsistors n Gte Length L O 2 (insultor) ource Conductor (poly) rin rin Gte nmo trnsistor Gte ource pmo trnsistor licon sustrte doped with impurities dding
More informationDataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)
The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-247 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More information(1) Non-linear system
Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems
More informationAquauno Select MINUTES. (duration) FREQUENCY LED. OFF 8h AQUAUNO SELECT 5 MIN FREQUENCY. the timer is being programmed;
Aquuno Select Pg. INSTALLATION. Attch the timer to cold wter tp, following these simple instructions. Do not instll the timer in pit or vlve ox, elow ground level or indoors. Do not use the timer with
More informationMAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES
MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion
More informationStudent Book SERIES. Fractions. Name
D Student Book Nme Series D Contents Topic Introducing frctions (pp. ) modelling frctions frctions of collection compring nd ordering frctions frction ingo pply Dte completed / / / / / / / / Topic Types
More informationECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design
ECE 27 Digitl Logic Shifters, Comprtors, Counters, Multipliers Digitl Design..7 Digitl Design Chpter : Slides to ccompny the textbook Digitl Design, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers,
More informationEY-AM 300: novanet BACnet application master, modunet300
Product dt sheet 96.010 EY-AM 300: novnet BACnet ppliction mster, modunet300 How energy efficiency is improved Open communiction for interoperle opertion of the entire optimised plnt. Fetures Prt of the
More informationPROGRAMMING MANUAL MTMA/01 MTMV/01 FB00329-EN
RMMING MNUL MTM/01 MTMV/01 FB00329-EN Generl precutions Red the instructions crefully efore eginning the instlltion nd crry out the ctions s specified y the mnufcturer. The instlltion, progrmming, commissioning
More informationLogic Design of Elementary Functional Operators in Quaternary Algebra
Interntionl Journl of Computer Theory nd Engineering, Vol. 8, No. 3, June 206 Logic Design of Elementry unctionl Opertors in Quternry Alger Asif iyz, Srh Nhr Chowdhury, nd Khndkr Mohmmd Ishtik Astrct Multivlued
More informationSolutions to exercise 1 in ETS052 Computer Communication
Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then
More informationDirect Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.
P U Z Z L E R If ll these pplinces were operting t one time, circuit reker would proly e tripped, preventing potentilly dngerous sitution. Wht cuses circuit reker to trip when too mny electricl devices
More informationLab 8. Speed Control of a D.C. motor. The Motor Drive
Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control
More informationCVM-B100 CVM-B150. Power analyzers for panel
Power nlyzers CVM-150 Power nlyzers for pnel Description The nd CVM-150 units re pnel mounted three-phse power nlyzers (dimensions: x nd 144x144 mm, respectively). oth offer 4-qudrnt mesurement (consumption
More informationProbability and Statistics P(A) Mathletics Instant Workbooks. Copyright
Proility nd Sttistis Student Book - Series K- P(A) Mthletis Instnt Workooks Copyright Student Book - Series K Contents Topis Topi - Review of simple proility Topi - Tree digrms Topi - Proility trees Topi
More informationTopic 20: Huffman Coding
Topic 0: Huffmn Coding The uthor should gze t Noh, nd... lern, s they did in the Ark, to crowd gret del of mtter into very smll compss. Sydney Smith, dinburgh Review Agend ncoding Compression Huffmn Coding
More informationCHAPTER 3 AMPLIFIER DESIGN TECHNIQUES
CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.
More informationELCN100 Electronic Lab. Instruments and Measurements Spring Lecture 01: Introduction
ELCN100 Electronic Lab. Instruments and Measurements Spring 2018 Lecture 01: Introduction Dr. Hassan Mostafa حسن مصطفى د. hmostafa@uwaterloo.ca LAB 1 Cairo University Course Outline Course objectives To
More informationTIME: 1 hour 30 minutes
UNIVERSITY OF AKRON DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 4400: 34 INTRODUCTION TO COMMUNICATION SYSTEMS - Spring 07 SAMPLE FINAL EXAM TIME: hour 30 minutes INSTRUCTIONS: () Write your nme
More informationEE Controls Lab #2: Implementing State-Transition Logic on a PLC
Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre
More informationMulti-beam antennas in a broadband wireless access system
Multi-em ntenns in rodnd wireless ccess system Ulrik Engström, Mrtin Johnsson, nders Derneryd nd jörn Johnnisson ntenn Reserch Center Ericsson Reserch Ericsson SE-4 84 Mölndl Sweden E-mil: ulrik.engstrom@ericsson.com,
More informationSeries AE W PFC INDUSTRIAL POWER SUPPLY
FEATURES Progrmmle output voltge (0%~05%) Progrmmle output current (0%~05%) Universl AC input / Full rnge Constnt current limiting Optionl glol control vi RS3 Selectle +5V / 0.5A or +9V / 0.3A uxiliry
More informationApplication Note. Differential Amplifier
Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble
More informationAlternating-Current Circuits
chpter 33 Alternting-Current Circuits 33.1 AC Sources 33.2 esistors in n AC Circuit 33.3 Inductors in n AC Circuit 33.4 Cpcitors in n AC Circuit 33.5 The LC Series Circuit 33.6 Power in n AC Circuit 33.7
More informationFirst Round Solutions Grades 4, 5, and 6
First Round Solutions Grdes 4, 5, nd 1) There re four bsic rectngles not mde up of smller ones There re three more rectngles mde up of two smller ones ech, two rectngles mde up of three smller ones ech,
More informationLecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
More informationDiscontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)
ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In
More informationISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5
21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies
More informationABSTRACT. We further show that using pixel variance for flat field correction leads to errors in cameras with good factory calibration.
Quntittive evlution of the ccurcy nd vrince of individul pixels in scientific CMOS (scmos) cmer for computtionl imging Shigeo Wtne*, Teruo Tkhshi, Keith Bennett Systems Division, Hmmtsu Photonics K.K.
More informationMEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR
Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure
More informationArray chip resistors size ARC241/ARC242 ARV241/ARV242
Arry chip resistors FEATURES 4 0603 sized resistors in one 1206-sized pckge Reduced reel exchnge time Low ssembly costs Reduced PCB re Reduced size of finl equipment Higher component nd equipment relibility.
More informationElectrical Engineering 40 Introduction to Microelectronic Circuits
Electrical Engineering 40 Introduction to Microelectronic Circuits Instructor: Prof. Andy Neureuther EECS Department University of California, Berkeley Lecture 1, Slide 1 Introduction Instructor: Prof.
More informationCS2204 DIGITAL LOGIC & STATE MACHINE DESIGN fall 2008
CS224 DIGITAL LOGIC & STATE MACHINE DESIGN fll 28 STAND ALONE XILINX PROJECT 2-TO- MULTIPLEXER. Gols : Lern how to develop stnd lone 2-to- multiplexer () Xilinx project during which the following re introduced
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-236 Technicl notes on using Anlog Devices DSPs, processors nd development tools Contct our technicl support t dsp.support@nlog.com nd t dsptools.support@nlog.com Or visit our
More informationMisty. Sudnow Dot Songs
Sudnow Dot Songs isty T The Dot Song is nottionl system tht depicts voiced chords in wy where the non-music reder cn find these firly redily. But the Dot Song is not intended be red, not s sight reder
More informationFOMA M702iG Manual for Data Communication
FOMA M702iG Mnul for Dt Communiction Dt Communictions... 1 Before Using... 2 Prepring for Dt Communiction... 3 Instlling the Communiction Configurtion Files (Drivers)... 4 Connecting the FOMA Hndset nd
More informationUniversity of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009
Problem 1: Using DC Mchine University o North Crolin-Chrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:
More informationEE 280 Introduction to Digital Logic Design
EE 280 Introduction to Digital Logic Design Lecture 1. Introduction EE280 Lecture 1 1-1 Instructors: EE 280 Introduction to Digital Logic Design Dr. Lukasz Kurgan (section A1) office: ECERF 6 th floor,
More informationMath Circles Finite Automata Question Sheet 3 (Solutions)
Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how
More information(CATALYST GROUP) B"sic Electric"l Engineering
(CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)
More informationEngineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,
Engineering: Elec 3509 Electronics II Instructor: Prof. Clvin Plett, emil cp@doe.crleton.c Objective: To study the principles, design nd nlysis of nlog electronic circuits. Description: In this course,
More informationElectrical data Nominal voltage AC/DC 24 V Nominal voltage frequency
echnicl dt sheet RF24-MF-O Communictive rotry ctutor with emergency control function for ll vlves Nominl torque 2.5 Nm Nominl voltge AC/DC 24 V Control Modulting DC ()2...1 V Position feedck DC 2...1 V
More informationPRODUCT DRAWING MESSRS : CUSTOMER'S PRODUCT NAME : DC/AC INVERTER UNIT CXA-0345 TDK PRODUCT NAME : DATE :
No. MESSRS : CUSTOMER'S PRODUCT NME : TDK PRODUCT NME : DC/C INERTER UNIT CX-0345 DTE : TDK Corportion Corporte Hedqurters 3-,Nihonshi -chome,chuo-ku, Tokyo 03, JPN Telephone : 03-3278-5 2-5-7,Higshi-Ohwd,Ichik
More informationIntroduction. 1.1 A Brief History
Introduction. Brief History In 958, Jck Kily uilt the first integrted circuit flip-flop with two trnsistors t Texs Instruments. In 28, Intel s Itnium microprocessor contined more thn 2 illion trnsistors
More informationElectrical data Nominal voltage AC/DC 24 V Nominal voltage frequency
echnicl dt sheet SR24A-MF Prmeterisle rotry ctutor for ll vlves Nominl torque 20 Nm Nominl voltge AC/DC 24 V Control Modulting DC (0)2...10 V Vrile Position feedck DC 2...10 V Vrile echnicl dt Electricl
More informationStudent Book SERIES. Patterns and Algebra. Name
E Student Book 3 + 7 5 + 5 Nme Contents Series E Topic Ptterns nd functions (pp. ) identifying nd creting ptterns skip counting completing nd descriing ptterns predicting repeting ptterns predicting growing
More informationSection 16.3 Double Integrals over General Regions
Section 6.3 Double Integrls over Generl egions Not ever region is rectngle In the lst two sections we considered the problem of integrting function of two vribles over rectngle. This sitution however is
More informationMixed CMOS PTL Adders
Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde
More informationRemoteTeller SYSTEM - RTS VAT 21 GX CUSTOMER UNIT COMPONENTS CUSTOM DESIGNED CUSTOMER AREA
SEND SEND CLL CLL L " LCD COLOR MONITOR 4-29- COLOR CCD CMER 4-29- 486G VT 2 GX CUSTOMER UNIT CLL -8-999-6 LISTINGS ND PPROVLS CLSSIFIED TO UL 4R SFETY OF INFORMTION TECHNOLOGY EQUIPMENT UL TESTED TO THE
More informationWe are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors
We re IntechOpen, the world s leding pulisher of Open Access ooks Built y scientists, for scientists 3,5 8,.7 M Open ccess ooks ville Interntionl uthors nd editors Downlods Our uthors re mong the 5 Countries
More informationChapter 2 Literature Review
Chpter 2 Literture Review 2.1 ADDER TOPOLOGIES Mny different dder rchitectures hve een proposed for inry ddition since 1950 s to improve vrious spects of speed, re nd power. Ripple Crry Adder hve the simplest
More informationJUMO Wtrans B Programmable Head Transmitter with Radio Transmission
Dt Sheet 707060 Seite 1/10 JUMO Wtrns B Progrmmble Hed Trnsmitter with Rdio Trnsmission Brief description The Wtrns B hed trnsmitter with wireless dt trnsmission is used in connection with Wtrns receiver
More informationAlgorithms for Memory Hierarchies Lecture 14
Algorithms for emory Hierrchies Lecture 4 Lecturer: Nodri Sitchinv Scribe: ichel Hmnn Prllelism nd Cche Obliviousness The combintion of prllelism nd cche obliviousness is n ongoing topic of reserch, in
More informationPilot Operated Proportional DC Valve Series D*1FB. Pilot Operated Proportional DC Valve Series D*1FB. D*1FBR and D*1FBZ
Ctlogue HY11-35/UK Chrcteristics Series D*1F Ctlogue HY11-35/UK Regenertive nd Hyrid Function Series D*1F he pilot operted proportionl directionl vlves D*1F re ville in 4 sizes: D31F - NG1 (CEO 5) D41F
More informationExperiment 3: The research of Thevenin theorem
Experiment 3: The reserch of Thevenin theorem 1. Purpose ) Vlidte Thevenin theorem; ) Mster the methods to mesure the equivlent prmeters of liner twoterminl ctive. c) Study the conditions of the mximum
More informationDesign and Development of 8-Bits Fast Multiplier for Low Power Applications
IACSIT Interntionl Journl of Engineering nd Technology, Vol. 4, No. 6, Decemer 22 Design nd Development of 8-Bits Fst Multiplier for Low Power Applictions Vsudev G. nd Rjendr Hegdi, Memer, IACSIT proportionl
More informationDesign of a Pipelined DSP Microprocessor MUN DSP2000
Design of Pipeline DSP icroprocessor N DSP2000 Cheng Li, Lu io, Qiyo Yu, P.Gillr n R.Venktesn Fculty of Engineering n Applie Science emoril niversity of Newfounln St. John s, NF, Cn A1B 3 E-mil: {licheng,
More informationElectrical data Nominal voltage AC/DC 24 V Nominal voltage frequency
echnicl dt sheet LRF24- Communictive rotry ctutor with emergency control function for ll vlves Nominl torque 4 Nm Nominl voltge AC/DC 24 V Control Modulting DC (0)2...10 V Vrile Position feedck DC 2...10
More informationKirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):
SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween
More informationEngineer-to-Engineer Note
Engineer-to-Engineer Note EE-297 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil
More informationMesh and Node Equations: More Circuits Containing Dependent Sources
Mesh nd Node Equtions: More Circuits Contining Dependent Sources Introduction The circuits in this set of problems ech contin single dependent source. These circuits cn be nlyzed using mesh eqution or
More informationMacroscopic and Microscopic Springs Procedure
Mrosopi nd Mirosopi Springs Proedure OBJECTIVE Purpose In this l you will: investigte the spring-like properties of stright wire, disover the strethiness of mteril, independent of the size nd shpe of n
More informationSatish Chandra, Assistant Professor, P P N College, Kanpur 1
8/7/4 LOGIC GTES CE NPN Transistor Circuit COMINTIONL LOGIC Satish Chandra ssistant Professor Department of Physics P PN College, Kanpur www.satish4.weebly.com circuit with an output signal that is logical
More informationThis is a repository copy of Effect of power state on absorption cross section of personal computer components.
This is repository copy of Effect of power stte on bsorption cross section of personl computer components. White Rose Reserch Online URL for this pper: http://eprints.whiterose.c.uk/10547/ Version: Accepted
More informationElectrical data Nominal voltage AC/DC 24 V Nominal voltage frequency
echnicl dt sheet NR24A- Communictive rotry ctutor for ll vlves Nominl torque Nominl voltge AC/DC 24 V Control Modulting DC (0)2...10 V Vrile Position feedck DC 2...10 V Vrile Conversion of sensor signls
More informationS1 Only VEOG HEOG. S2 Only. S1 and S2. Computer. Subject. Computer
The Eects of Eye Trcking in VR Helmet on EEG Recordings Jessic D. Byliss nd Dn H. Bllrd The University of Rochester Computer Science Deprtment Rochester, New York 14627 Technicl Report 685 My 1998 Astrct
More informationOverview of Design Methodology. A Few Points Before We Start 11/4/2012. All About Handling The Complexity. Lecture 1. Put things into perspective
Overview of Design Methodology Lecture 1 Put things into perspective ECE 156A 1 A Few Points Before We Start ECE 156A 2 All About Handling The Complexity Design and manufacturing of semiconductor products
More informationComputing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis
Computing Logic-Stge Delys Using Circuit Simultion nd Symolic Elmore Anlysis Clyton B. McDonld Rndl E. Brynt Deprtment of Electricl nd Computer Engineering Crnegie Mellon University, Pittsurgh, PA 15213
More informationThe Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center
Resource Overview Quntile Mesure: Skill or Concept: 300Q Model the concept of ddition for sums to 10. (QT N 36) Model the concept of sutrction using numers less thn or equl to 10. (QT N 37) Write ddition
More informationUse of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures
Guzm et l. EURASIP Journl on Emedded Systems 213, 213:9 RESEARCH Open Access Use of compiler optimiztion of softwre ypssing s method to improve energy efficiency of exposed dt pth rchitectures Vldimír
More informationc The scaffold pole EL is 8 m long. How far does it extend beyond the line JK?
3 7. 7.2 Trigonometry in three dimensions Questions re trgeted t the grdes indicted The digrm shows the ck of truck used to crry scffold poles. L K G m J F C 0.8 m H E 3 m D 6.5 m Use Pythgors Theorem
More informationElectrical data Nominal voltage AC/DC 24 V Nominal voltage frequency
echnicl dt sheet EVC24A-MF Prmeterisle gloe vlve ctutor for 2-wy nd 3-wy gloe vlves Actuting force 2500 N Nominl voltge AC/DC 24 V Control modulting DC (0)2...10 V Vrile Nominl stroke 40 mm Actuting time
More informationECE 274 Digital Logic Spring Digital Design. Combinational Logic Design Process and Common Combinational Components Digital Design
ECE 27 Digitl Logi Spring 29 Comintionl Logi Design Proess n Common Comintionl Components Digitl Design 2.7 2. Digitl Design Chpter 2: Comintionl Logi Design Slies to ompn the tetook Digitl Design, irst
More informationDesign-weighted Regression Adjusted Plus-Minus
Design-weighted Regression Adjusted Plus-Minus Schuckers, Im, Mcdonld, McNulty August 3, 208 Schuckers, Im, Mcdonld, McNulty CASSIS-Schuckers August 3, 208 / 26 A etter title Design-weighted Regression
More information9.4. ; 65. A family of curves has polar equations. ; 66. The astronomer Giovanni Cassini ( ) studied the family of curves with polar equations
54 CHAPTER 9 PARAMETRIC EQUATINS AND PLAR CRDINATES 49. r, 5. r sin 3, 5 54 Find the points on the given curve where the tngent line is horizontl or verticl. 5. r 3 cos 5. r e 53. r cos 54. r sin 55. Show
More informationElectrical data Nominal voltage AC/DC 24 V Nominal voltage frequency
echnicl dt sheet SF24A-MF Prmeterisle spring-return ctutor with emergency control function for djusting dmpers in technicl uilding instlltions Air dmper size up to pprox. 4 m² Nominl torque 20 Nm Nominl
More informationDP4T RF CMOS Switch: A Better Option to Replace the SPDT Switch and DPDT Switch
Send Orders of Reprints t reprints@enthmscience.org 244 Recent Ptents on Electricl & Electronic Engineering 2012, 5, 244-248 DP4T RF CMOS Switch: A Better Option to Replce the SPDT Switch nd DPDT Switch
More informationUltra Low Cost ACCELEROMETER
Chip Scle Pckged Fully Integrted Therml Accelerometer MXC622xXC Rev,A 8/19/2011 Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D Output (± 2g)
More informationThe Discussion of this exercise covers the following points:
Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI
More informationUltra Low Cost ACCELEROMETER
Chip Scle Pckged Digitl Therml Orienttion Sensing Accelerometer MXC6226XC Document Version D Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D
More information* TURNING SPACE ROLLED CURB SIDEWALK RAMP TYPE R (ROLLED SIDES) * TURNING SPACE ** RAMP
* MXIMUM TURNING SPCE IS 2.0% IN ECH DIRECTION OF TRVEL. MINIMUM DIMENSIONS 5' x 5'. SEE NOTES. ** MXIMUM RMP CROSS IS 2.0%, RUNNING 5% - 7% (8.3% MXIMUM). SEE NOTES. "NON-WLKING" RE * TURNING SPCE 24"
More informationEECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder
EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder Week Day Date Lec No. Lecture Topic Textbook Sec Course-pack HW (Due Date) Lab (Start Date) 1 W 7-Sep 1 Course Overview, Number
More informationCABLE MANAGEMENT. Parts List
CABLE MANAGEMENT Prts List CONTENTS PARTS LIST 1 Dt Trunking 03 1.1 COMPACT dt 140x50mm 04 1.2 PROFILA dt 180x65mm 07 1.3 Antimicroil Trunking - COMPACT Dt 11 1.4 Antimicroil Trunking - PROFILA Dt, 13
More informationPRACTICE NO. PT-TE-1414 RELIABILITY PAGE 1 OF 6 PRACTICES ELECTROSTATIC DISCHARGE (ESD) TEST PRACTICES
PREFERRED PRACTICE NO. PT-TE-1414 RELIABILITY PAGE 1 OF 6 ELECTROSTATIC DISCHARGE (ESD) TEST Prctice: Test stellites for the ility to survive the effects of electrosttic dischrges (ESDs) cused y spce chrging
More informationg Lehrstuhl für KommunikationsTechnik, Lehrst
g Lehrstuhl für Kommunitions, www.kommunitions.org Lehrst R&D@KT Kommunitions Univ.-Prof. Dr.-Ing. hbil. Peter Jung Dr.-Ing. Guido H. Bruc Lehrstuhl für Kommunitions Universität Duisburg-Essen, 47048 Duisburg,
More information