74F579 8-bit bidirectional binary counter (3-State)
|
|
- Job Hicks
- 6 years ago
- Views:
Transcription
1 INTEGRATED CIRCUITS Supersedes data of 992 May 4 2 Dec 8
2 FEATURES Fully synchronous operation Multiplexed 3-State I/O ports for bus oriented applicatio Built in cascading carry capability U/D pin to control direction of counting Separate pi for Master reset and Synchronous operation Center power pi to reduce effects of package inductance Count frequency 5 MHz Typ Supply current ma Typ See 74F269 for 24-pin separate I/O port version See 74F779 for 6-pin version DESCRIPTION The is a fully synchronous 8-stage Up/Down Counter with multiplexed 3-State I/O ports for bus-oriented applicatio. It features a preset capability for programmable operation, carry look-ahead for easy cascading and a U/D input to control the direction of counting. All state changes, except for the case of asynchronous reset, are initiated by the rising edge of the clock. TC output is not recommended for use as a clock or asynchronous reset due to the possibility of decoding spikes. PIN CONFIGURATION I/O I/O I/O2 I/O3 GND I/O4 I/O5 I/O6 I/O ORDERING INFORMATION MR SR CEP CET VCC TC U/D PE CS OE SF85 TYPE TYPICAL f MAX CURRENT TYPICAL SUPPLY (TOTAL) 5MHz ma ORDERING INFORMATION DESCRIPTION COMMERCIAL RANGE V CC = 5 V ±%, T amb = to +7 C PKG DWG # INPUT AND OUTPUT LOADING AND FAN-OUT TABLE PINS DESCRIPTION 2-Pin Plastic DIP NN SOT46-2-Pin Plastic SOL ND SOT63-74F(U.L.) HIGH/LOW LOAD VALUE HIGH / LOW Data Inputs 3.5/. 7 µa /.6 ma I/O n Data Outputs 5/4 3. ma / 24 ma PE Parallel Enable input (active Low)./. 2 µa/.6 ma U/D Up/Down count control input./. 2 µa /.6 ma MR Master Reset input (active Low)./. 2 µa /.6 ma SR Synchronous Reset input (active Low)./. 2 µa /.6 ma CEP Count Enable Parallel input (active Low)./. 2 µa /.6 ma CET Count Enable Trickle input (active Low)./. 2 µa /.6 ma CS Chip Select input (active Low)./. 2 µa /.6 ma OE Output Enable input (active Low)./. 2 µa /.6 ma Clock input (active Rising Edge)./. 2 µa/.6 ma TC Terminal Count Output (active Low) 5/33. ma / 2 ma NOTE: One (.) FAST Unit Load (U.L.) is defined as: 2 µa in the High state and.6 ma in the Low state. 2 Dec
3 LOGIC SYMBOL LOGIC SYMBOL (IEEE/IEC) 8 7 CEP OE 3 PE CS MR SR U/D CET TC 5 I/O I/O I/O2 I/O3 I/O4 I/O5 I/O6 I/O CTR DIV 256 R & M2[LOAD] & EN3 M4[DOWN] M5[UP] EN6 V CC = Pin 6 GND = Pin SF & G7 2,5,7, +/C8 2,4,7 R9 [] [2] [4] [8] [6] [32] [64] [28],2,3,4, 5,6,7, ,5,6,8 CT=256 3,4,6,8 CT= 5 SF87 FUNCTION TABLE INPUTS MR SR CS PE CEP CET U/D OE OPERATING MODE X X H X X X X X X I/O to I/O7 in high impedance (PE disabled) X X L H X X X H X I/O to I/O7 in high impedance X X L H X X X L X Flip-flop output appears on I/On lines L X X X X X X X X Asynchronous reset for all flip-flops H L X X X X X X Synchronous reset for all flip-flops H H L L X X X X Parallel load all flip-flops H H (not LL) H X X X Hold H H (not LL) X H X X Hold (TC held High) H H (not LL) L L H X Count up H H (not LL) L L L X Count down H = High voltage level L = Low voltage level X = Don t care = Low-to-High clock traition (not LL) = CS and PE should never be Low voltage level at the same time. 2 Dec 8 3
4 LOGIC DIAGRAM SR 9 PE 3 MR CS 2 2 OE I/O 2 I/O 3 I/O2 4 I/O3 5 I/O4 7 I/O5 8 I/O6 9 I/O7 U/D 4 CEP 8 TOGGLE MR CET 7 DATA TC 5 LOAD D Q Q Q Q VCC=pin 6 GND=pin 6 For pinouts refer to Package Pin Configuratio SF88 2 Dec 8 4
5 ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL PARAMETER RATING UNIT V CC Supply voltage.5 to +7. V V IN Input voltage.5 to +7. V I IN Input current 3 to +5 ma V O Voltage applied to output in High output state.5 to +V CC V I O Current applied to output in Low output state TC 4 ma I/O 48 ma T amb Operating free-air temperature range to +7 C T stg Storage temperature 65 to +5 C RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER LIMITS UNIT MIN NOM MAX V CC Supply voltage 5. V V IH High-level input voltage 2. V V IL Low-level input voltage.8 V I IK Input clamp current 8 ma I OH High-level output current TC ma I/O n 3 ma I OL Low-level output current TC 2 ma I/O n 24 ma T amb Operating free-air temperature range 7 C 2 Dec 8 5
6 DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) LIMITS SYMBOL PARAMETER TEST CONDITIONS MIN TYP 2 MAX UNIT V OH High-level output voltage TC I/O n V CC = MIN, V IL = MAX, I OH = ma V IH = MIN (V IL =. V, V IH =45V I OH = 3 ma for MR, inputs) V CC = MIN, V OL Low-level output voltage V IL = MAX, I OL = MAX, V IH = MIN ±%V CC 2.5 V ±5%V CC V ±%V CC V ±5%V CC V ±%V CC.35.5 V ±5%V CC.35.5 V V IK Input clamp voltage V CC = MIN, I I = I IK.73.2 V Input current I/O n V CC = MAX, V I = V ma I I at maximum input voltage others V CC = MAX, V I = 7. V µa I IH High-level input current except V CC = MAX, V I = 2.7 V 2 µa I IL Low-level input current I/O n VCC = MAX, V I =.5 V.6 ma I OZH + I IH I OZL + I IL Off-state output current High-level voltage applied Off-state output current Low-level voltage applied V CC = MAX, V O = 2.7 V 7 µa I/O n V CC = MAX, V O =.5 V 6 µa I OS Short-circuit output current 3 V CC = MAX 6 5 ma I CCH ma I CC Supply current (total) I CCL V CC = MAX 5 45 ma I CCZ 5 5 ma NOTES:. For conditio shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditio for the applicable type. 2. All typical values are at V CC = 5 V, T amb = 25 C. 3. Not more than one output should be shorted at a time. For testing I OS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter test, I OS tests should be performed last. 2 Dec 8 6
7 AC ELECTRICAL CHARACTERISTICS SYMBOL PARAMETER TEST CONDI- TIONS LIMITS T amb = +25 C V CC = +5. V C L = 5 pf, R L = 5 Ω T amb = to +7 C V CC = +5. V ± % C L = 5 pf, R L = 5 Ω MIN TYP MAX MIN MAX f MAX Maximum clock frequency Waveform 5 8 MHz t PZH t PZL t PHZ t PLZ t PZH t PZL t PHZ t PLZ t PZH t PZL t PHZ t PLZ Propagation delay to I/O n Waveform Propagation delay to TC Propagation delay U/D to TC Propagation delay CET to TC Waveform Waveform 4 Waveform Propagation delay MR to I/O n Waveform Propagation delay MR to TC Waveform 4 Output Enable time Waveform 6 CS to I/O n Waveform 7 Output Disable time Waveform 6 CS to I/O n Waveform 7 Output Enable time Waveform 6 PE to I/O n Waveform 7 Output Disable time Waveform 6 PE to I/O n Waveform 7 Output Disable time Waveform 6 OE to I/O n Waveform 7 Output Enable time Waveform 6 OE to I/O n Waveform UNIT 2 Dec 8 7
8 AC SETUP REQUIREMENTS SYMBOL t s (H) t s (L) t h (H) t h (L) t s (H) t s (L) t h (H) t h (L) t s (H) t s (L) t h (H) t h (L) t s (H) t s (L) t h (H) t h (L) t w (H) t w (L) PARAMETER Setup time, High or Low I/O n to Hold time, High or Low I/O n to Setup time, High or Low U/D to Hold time, High or Low U/D to Setup time, High or Low PE, SR or CS to Hold time, High or Low PE, SR or CS to Setup time, High or Low CEP or CET to Hold time, High or Low CEP or CET to TEST CONDITIONS Pulse width, High or Low Waveform LIMITS T amb = +25 C V CC = +5. V C L = 5 pf, R L = 5 Ω T amb = to +7 C V CC = +5. V ± % C L = 5 pf, R L = 5 Ω MIN TYP MAX MIN MAX t w (L) MR Pulse width, Low Waveform t rec Recovery time, MR to Waveform UNIT 2 Dec 8 8
9 AC WAVEFORMS NOTE: For all waveforms =.5 V. The shaded areas indicate when the input is permitted to change for predictable output performance. /f MAX MR t W (H) t W (L) t W (L) t rec I/O n VM I/O n TC VM SF89 Waveform. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency SF9 Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time CET MR, U/D TC TC SF9 Waveform 3. Propagation Delay, CET Input to Terminal Count Output SF92 Waveform 4. Propagation Delay, U/D and MR Inputs to Terminal Count Output PE, CS, U/D, SR, I/O n, CEP, CET t s (H) t h (L) t s (L) t h (L) PE, OE, CS t PZH t PHZ V OH -.3V I/O n. Setup and Hold Times SF93 SF94 Waveform 6. 3-State Output Enable Time to High Level and Output Disable Time from High Level PE, OE, CS t PZL t PLZ I/O n V OL +.3V SF95 Waveform 7. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level 2 Dec 8 9
10 TEST CIRCUIT AND WAVEFORMS PULSE GENERATOR V IN V CC D.U.T. V OUT R L 7.V NEGATIVE PULSE 9% % t THL ( t f ) t w t TLH ( t r ) % 9% AMP (V) V R T C L R L Test Circuit for 3-State Outputs SWITCH POSITION TEST SWITCH t PLZ closed t PZL closed All other open POSITIVE PULSE % t TLH ( t r ) t THL ( t f ) 9% 9% t w Input Pulse Definition % AMP (V) V DEFINITIONS: R L = Load resistor; see AC electrical characteristics for value. C L = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value. R T = Termination resistance should be equal to Z OUT of pulse generators. family 74F INPUT PULSE REQUIREMENTS amplitude rep. rate t w t TLH t THL 3.V.5V MHz SF777 2 Dec 8
11 DIP2: plastic dual in-line package; 2 leads (3 mil) SOT46-2 Dec 8
12 SO2: plastic small outline package; 2 leads; body width mm SOT63-2 Dec 8 2
13 NOTES 2 Dec 8 3
14 Data sheet status Data sheet status Product status Definition [] Objective specification Preliminary specification Product specification Development Qualification Production This data sheet contai the design target or goal specificatio for product development. Specification may change in any manner without notice. This data sheet contai preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contai final specificatio. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [] Please coult the most recently issued datasheet before initiating or completing a design. Definitio Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 34). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditio above those given in the Characteristics sectio of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applicatio that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applicatio will be suitable for the specified use without further testing or modification. Disclaimers Life support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applicatio do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no respoibility or liability for the use of any of these products, conveys no licee or title under any patent, copyright, or mask work right to these products, and makes no representatio or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 8 East Arques Avenue P.O. Box 349 Sunnyvale, California Telephone Copyright Philips Electronics North America Corporation 2 All rights reserved. Printed in U.S.A. Date of release: - Document order number: Dec 8 4
INTEGRATED CIRCUITS. 74F269 8-bit bidirectional binary counter. Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS 8-bit bidirectional binary counter 1996 Jan 5 IC15 Data Handbook FEATURES Synchronous counting and loading Built-in look-ahead carry capability Count frequency 115MHz typ Supply current
More informationINTEGRATED CIRCUITS. 74F1244 Octal buffer (3-State) Product specification Apr 04. IC15 Data Handbook
INTEGRATED CIRCUITS 1989 Apr 04 IC15 Data Handbook FEATURES High impedance NPN base inputs for reduced loading (20µA in High and Low states) Low power, light loading Functional pin-for-pin equivalent of
More informationINTEGRATED CIRCUITS. 74F258A Quad 2-line to 1-line selector/multiplexer, inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS Quad 2-line to 1-line selector/multiplexer, inverting (3-State) 1996 Jan 05 IC15 Data Handbook Quad 2-line to 1-line selector/multiplexer, inverting (3-State) FEATURES Multifunction
More informationINTEGRATED CIRCUITS. 74F583 4-bit BCD adder. Product specification Apr 06. IC15 Data Handbook
INTEGRATED CIRCUITS 1989 Apr 06 IC15 Data Handbook FEATURES Adds two decimal numbers Full internal look-ahead Fast ripple carry for economical expaion Sum output delay 19.5 max. Ripple carry delay 8.5
More informationINTEGRATED CIRCUITS. 74F175A Quad D flip-flop. Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1996 Mar 12 IC15 Data Handbook 2000 Jun 30 FEATURES Four edge-triggered D-type flip-flops Buffered common clock Buffered asynchronous Master Reset True and complementary
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationPHILIPS 74F534 flip-flop datasheet
PHILIPS flip-flop datasheet http://www.manuallib.com/philips/74f534-flip-flop-datasheet.html The is an 8-bit edge-triggered register coupled to eight 3-State output buffers. The two sectio of the device
More information74F253 Dual 4-bit input multiplexer (3-State)
INTEGRATED CIRCUITS Dual 4-bit input multiplexer (3-State) 1988 Nov 29 IC15 Data Handbook FEATURES 3-State outputs for bus interface and multiplex expansion Common select inputs Separate Output Enable
More information74F160A*, 74F161A, 74F162A*, 74F163A 4-bit binary counter INTEGRATED CIRCUITS. Product specification 1996 Jan 29 IC15 Data Handbook
INTEGRATE CIRCUITS 4F16A*, 4F161A, 4F16A*, 4F163A 4-bit binary counter * iscontinued part. Please see the iscontinued Product List in Section 1, page 1. 16 Jan IC15 ata Handbook 4F161A, 4F163A FEATURES
More information74F175*, 74F175A Quad D flip-flop INTEGRATED CIRCUITS. Product specification Mar 12. IC15 Data Handbook
INTEGRATED CIRCUITS 74F175*, 74F175A * Discontinued part. Please see the Discontinued Product List in Section 1, page 21. 1996 Mar 12 IC15 Data Handbook 74F175A FEATURES Four edge-triggered D-type flip-flops
More informationINTEGRATED CIRCUITS. 74F219A 64-bit TTL bipolar RAM, non-inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS 64-bit TTL bipolar RAM, non-inverting (3-State) 1996 Jan 5 IC15 Data Handbook FEATURES High speed performance Replaces 74F219 Address access time: 8 max vs 28 for 74F219 Power dissipation:
More informationINTEGRATED CIRCUITS. 74F00 Quad 2-input NAND gate. Product specification Oct 04. IC15 Data Handbook
INTEGRATED CIRCUITS 1990 Oct 04 IC15 Data Handbook FEATURE Industrial temperature range available ( 40 C to +85 C) PIN CONFIGURATION D0a 1 14 V CC TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT
More information74ALVT V/3.3V 16-bit buffer/driver with 30 termination resistors (3-State)
INTEGRATED CIRCUITS 30 termination resistors (3-State) Supersedes data of 998 Feb 3 IC3 Data Handbook 998 Oct 07 FEATURES 6-bit bus interface 3-State buffers 5V I/O compatibile Output capability: +ma/-ma
More information74F194 4-bit bidirectional universal shift register
INTEGRATED CIRCUITS 1989 Apr 4 IC15 Data Handbook FEATURES Shift right and shift left capability Synchronous parallel and serial data transfer Easily expanded for both serial and parallel operation Asynchronous
More informationINTEGRATED CIRCUITS. 74F164 8-bit serial-in parallel-out shift register. Product specification 1995 Sep 22 IC15 Data Handbook
INTEGRATED CIRCUITS 1995 Sep 22 IC15 Data Handbook FEATURES Gated serial data inputs Typical shift frequency of 100MHz Asynchronous Master Reset Buffered clock and data inputs Fully synchronous data transfer
More informationINTEGRATED CIRCUITS. 74F14 Hex inverter Schmitt trigger. Product specification Nov 26. IC15 Data Handbook
INTEGRATED CIRCUITS 1990 Nov 26 IC15 Data Handbook FEATURE Industrial temperature range available ( 40 C to +85 C) PIN CONFIGURATION D0 1 14 V CC TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL)
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationINTEGRATED CIRCUITS. 74F174 Hex D flip-flops. Product specification Oct 07. IC15 Data Handbook
INTEGRATE CIRCUITS Hex flip-flops 1988 Oct 07 IC15 ata Handbook Hex flip-flop FEATURES Six edge-triggered -type flip-flops Buffered common Clock Buffered, asynchronous Master Reset PIN CONFIGURATION MR
More informationINTEGRATED CIRCUITS. 74ABT574A Octal D-type flip-flop (3-State) Product specification 1995 May 22 IC23 Data Handbook
INTEGRATE CIRCUITS 995 May 22 IC23 ata Handbook FEATURES is flow-through pinout version of 74ABT374 Inputs and outputs on opposite side of package allow easy interface to microprocessors 3-State outputs
More informationINTEGRATED CIRCUITS. 74F input AND-OR-invert gate. Product specification 1996 Mar 14 IC15 Data Handbook
INTEGRATED CIRCUITS 1996 Mar 14 IC15 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 4.0ns 2.5mA PIN CONFIGURATION Dc 1 Da 2 14 13 V CC Dd ORDERING INFORMATION Db Dg 3 4 12
More information74F38 Quad 2-input NAND buffer (open collector)
INTEGRATED CIRCUITS Quad 2-input NAND buffer (open collector) 1990 Oct 04 IC15 Data Handbook FEATURE Industrial temperature range available ( 40 C to +85 C) PIN CONFIGURATION D0a 1 14 V CC TYPE TYPICAL
More informationINTEGRATED CIRCUITS. 74ALS161B/74ALS163B 4-bit binary counter. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATE CIRCUITS 11 Feb 08 IC05 ata Handbook 4ALS161B 4ALS163B, asynchronous reset, synchronous reset FEATURES Synchronous counting and loading Two count enable inputs for n-bit cascading Positive edge-triggered
More informationINTEGRATED CIRCUITS. 74ALS377 Octal D flip flop with enable. Product specification IC05 Data Handbook Feb 08
INTEGRATE CIRCUITS Octal flip flop with enable IC05 ata Handbook 1991 Feb 08 Octal flip-flop with enable FEATURES Ideal for addressable register applicatio Enable for address and data synchronization applicatio
More information74F3038 Quad 2-input NAND 30 Ω line driver (open collector)
INTEGRATED CIRCUITS Quad 2-input NAND 30 Ω line driver (open collector) Supersedes data of 1990 Jan 29 IC15 Data Handbook 1998 May 21 Quad 2-input NAND 30Ω line driver (open collector) FEATURES 30Ω line
More informationINTEGRATED CIRCUITS. 74F786 4-bit asynchronous bus arbiter. Product specification Feb 14. IC15 Data Handbook
INTEGRATED CIRCUITS 1991 Feb 14 IC15 Data Handbook FEATURES Arbitrates between 4 asynchronous inputs Separate grant output for each input Common output enable On board 4 input AND gate Metastable free
More information74F373 Octal transparent latch (3-State) 74F374 Octal D flip-flop (3-State)
FAST PROUCTS 74F373 Octal traparent latch (3-State) 74F374 Octal flip-flop (3-State) 1994 ec 05 IC15 ata Handbook Philips Semiconductors 74F373 Octal traparent latch (3-State) 74F374 Octal -type flip-flop
More information74F50729 Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
INTEGRATED CIRCUITS Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics 1990 Sep 14 IC15 Data Handbook FEATURES Metastable immune characteristics
More information74LVT244B 3.3V Octal buffer/line driver (3-State)
INTEGRATED CIRCUITS Propduct specification 1998 Nov IC23 Data Handbook FEATURES Octal bus interface 3-State buffers Speed upgrade of 74LVTH244A Output capability: +64mA/-32mA TTL input and output switching
More informationINTEGRATED CIRCUITS. 74ALS10A Triple 3-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input NAND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 4.0ns 1.8mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING
More information74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)
INTEGRATED CIRCUITS Supersedes data of 1996 Oct 23 IC23 Data Handbook 1998 Jan 16 FEATURES Octal bus interface 3-State buffers Live insertion/extraction permitted Outputs include series resistance of 30Ω,
More information74F5074 Synchronizing dual D-type flip-flop/clock driver
INTEGRATED CIRCUITS Synchronizing dual D-type flip-flop/clock driver 1990 Sep 14 IC15 Data Handbook FEATURES Metastable immune characteristics Output skew guaranteed less than 1.5ns High source current
More information74F373 Octal transparent latch (3-State) 74F374 Octal D flip-flop (3-State)
INTGRAT CIRCUITS 74F373 Octal traparent latch (3-State) 74F374 Octal flip-flop (3-State) Supersedes data of 994 ec 05 00 Nov 0 74F373 Octal traparent latch (3-State) 74F374 Octal -type flip-flop (3-State)
More informationINTEGRATED CIRCUITS. 74ALS573B/74ALS574A Latch flip flop. Product specification IC05 Data Handbook Feb 08
INTGRAT CIRCUITS Latch flip flop IC05 ata Handbook Feb 08 74ALS573B 74ALS574A Octal traparent latch (3-State) Octal flip-flop (3-State) FATURS 74ALS573B is broadside pinout version of 74ALS373 74ALS574A
More informationINTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1996 Mar 05 IC23 Data Handbook 1998 Jan 16 FEATURES Quad bus interface 3-State buffers Live insertion/extraction permitted Output capability: +64mA/ 32mA Latch-up
More information74ABT377A Octal D-type flip-flop with enable
INTEGRATE CIRCUITS Replaces data sheet 74ABT377 of 1995 Sep 06 IC3 ata Handbook 1997 Feb 6 FEATURES Ideal for addressable register applicatio 8-bit positive edge-triggered register Enable for address and
More informationINTEGRATED CIRCUITS. 74ALS153 Dual 4-input multiplexer. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS 1991 Feb 08 IC05 Data Handbook FEATURES Non inverting outputs Common select outputs Separate enable for each section See 74ALS253 for 3 State version PIN CONFIGURATION Ea 1 S1 2 I3a
More informationINTEGRATED CIRCUITS. 74ALS139 Dual 1-of-4 decoder/demultiplexer. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS 1991 Feb 08 IC05 Data Handbook FEATURES Demultiplexing capability Two independent 1-of-4 decoders Multi-function capability PIN CONFIGURATION Ea 1 A0a 2 A1a 3 16 15 14 V CC Eb A0b DESCRIPTION
More information74ABT bit buffer/line driver, non-inverting (3-State)
INTEGRATED CIRCUITS 0-bit buffer/line driver, non-inverting (3-State) Supersedes data of 995 Sep 06 IC23 Data Handbook 998 Jan 6 FEATURES Ideal where high speed, light loading, or increased fan-in are
More informationINTEGRATED CIRCUITS. 74ABT273A Octal D-type flip-flop. Product specification 1995 Sep 06 IC23 Data Handbook
INTEGRATE CIRCUITS 1995 Sep 06 IC23 ata Handbook FEATURES Eight edge-triggered -type flip-flops Buffered common clock Buffered asynchronous Master Reset Power-up reset See 74ABT377 for clock enable version
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationINTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook
INTEGRATED CIRCUITS 995 Sep 22 IC23 Data Handbook QUICK REFERENCE DATA SYMBOL t PLH t PHL t OSLH t OSHL C IN I CC PARAMETER Propagation delay An, Bn to Yn Output to Output skew Input capacitance Total
More informationINTEGRATED CIRCUITS. 74LVT00 3.3V Quad 2-input NAND gate. Product specification 1996 Aug 15 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 15 IC24 Data Handbook QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS T amb = 25 C; GND = 0V TYPICAL UNIT t PLH t PHL Propagation delay An or Bn to Yn C L = 50pF; V CC = 3.3V
More informationINTEGRATED CIRCUITS. 74LVT04 3.3V Hex inverter. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook QUICK REFERENCE DATA LOGIC DIAGRAM SYMBOL t PLH t PHL C IN PARAMETER Propagation delay An to Yn Input capacitance CONDITIONS T amb = 25 C; GND = 0V C
More informationPHILIPS 74LVT16543A transceiver datasheet
PHIIPS 74VT16543A traceiver datasheet http://www.manuallib.com/philips/74lvt16543a-traceiver-datasheet.html The 74VT16543A is a high-performance BiCMOS product designed for VCC operation at 3.3V. The device
More informationCBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion
INTEGRATED CIRCUITS 16-bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion 2000 Jul 18 FEATURES 5 Ω typical r on Pull-up on B ports Undershoot
More informationINTEGRATED CIRCUITS. 74LVT20 3.3V Dual 4-input NAND gate. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook QUICK REFERENCE DATA LOGIC DIAGRAM SYMBOL t PLH t PHL C IN I CCL PARAMETER Propagation delay An, Bn, Cn, Dn to Yn Input capacitance Total supply current
More informationINTEGRATED CIRCUITS. 74LVC V Parallel printer interface transceiver/buffer. Product specification 1995 Nov 10 IC24 Low Voltage Handbook
INTEGRTED CIRCUITS 3.3V Parallel printer interface traceiver/buffer 1995 Nov 10 IC4 Low Voltage Handbook FETURES synchronous operation 4-Bit traceivers 3 additional buffer/driver lines TTL compatible inputs
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationINTEGRATED CIRCUITS. 74LVT V Octal D flip-flop. Product specification Supersedes data of 1994 May 11 IC23 Data Handbook.
INTEGRATE CIRCUITS Supersedes data of 994 May IC23 ata Handbook 998 Feb 9 FEATURES Eight edge-triggered -type flip-flops Buffered common clock Buffered asynchronous Master Reset Output capability: +64mA/
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice ear Customer, On 7 February 207 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of iscrete, Logic and
More information74LVC273 Octal D-type flip-flop with reset; positive-edge trigger
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger Supersedes data of 1996 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Wide supply voltage range of 1.2V to 3.6V Conforms to
More informationINTEGRATED CIRCUITS. 74ABT04 Hex inverter. Product specification 1995 Sep 18 IC23 Data Handbook
INTEGRATED CIRCUITS Product specification 1995 Sep 18 IC23 Data Handbook QUICK REFERENCE DATA SYMBOL t PLH t PHL t OSLH t OSHL C IN I CC PARAMETER Propagation delay An to Yn Output to Output skew Input
More information74ABT541 Octal buffer/line driver (3-State)
INTEGRATED CIRCUITS Supersedes data of 1996 Sep 10 IC23 Data Handbook 1998 Jan 16 FEATURES Octal bus interface Functions similar to the ABT241 Provides ideal interface and increases fan-out of MOS Microprocessors
More informationINTEGRATED CIRCUITS. CBT3245 Octal bus switch. Product specification Supersedes data of 1998 Dec Jun 19
INTEGRATED CIRCUITS Supersedes data of 1998 Dec 8 2000 Jun 19 FEATURES Standard 245-type pinout 5 Ω switch connection between two ports TTL compatible control input levels Package options include plastic
More informationCBTS3306 Dual bus switch with Schottky diode clamping
INTEGRATED CIRCUITS Dual bus switch with Schottky diode clamping 2001 Nov 08 File under Integrated Circuits ICL03 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Package options
More informationDATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20
INTEGRATED CIRCUITS DATA SHEET 3.3 V 32-bit edge-triggered D-type flip-flop; Supersedes data of 2002 Mar 20 2004 Oct 15 FEATURES 32-bit edge-triggered flip-flop buffers Output capability: +64 ma/ 32 ma
More information74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)
INTEGRATED CIRCUIT Quad 2-line to 1-line selector/multiplexer, non-inverting (3-tate) 1995 Mar 31 IC15 Data Handbook Philips emiconductors (3-tate) FEATURE Industrial range available ( 40 C to +85 C) Multifunction
More informationINTEGRATED CIRCUITS. 74LVT14 3.3V Hex inverter Schmitt trigger. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook DESCRIPTION The is a high-performance BiCMOS product designed for V CC operation at 3.3V. They are capable of transforming slowly changing input signals
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationCBTS3253 Dual 1-of-4 FET multiplexer/demultiplexer with Schottky diode clamping
INTEGRATED CIRCUITS 2002 Nov 06 Philips Semiconductors FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Schottky diodes on I/O clamp undershoot Minimal propagation delay through
More informationINTEGRATED CIRCUITS. HSTL bit to 18-bit HSTL-to-LVTTL memory address latch. Product data 2001 Jun 16
INTEGRATED CIRCUITS 9-bit to 18-bit HSTL-to-LVTTL memory address latch 2001 Jun 16 FEATURES Inputs meet JEDEC HSTL Std. JESD 8 6, and outputs meet Level III specifications ESD classification testing is
More informationCBTD3257 Quad 1-of-2 multiplexer/demultiplexer with level shifting
INTEGRATED CIRCUITS 2002 Sep 09 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Designed to be used in level shifting applications Minimal propagation delay through the switch
More information74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)
INTEGRATED CIRCUITS 16-bit bus transceiver with direction pin; 5V tolerant Supersedes data of 1997 Aug 1 IC24 Data Handbook 1997 Sep 25 FEATURES 5 volt tolerant inputs/outputs for interfacing with 5V logic
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationTYPE. ORDER CODE INDUSTRIAL RANGE V CC = 5V ±10%, T amb = 40 C to +85 C
Philips emiconductors Quad 2-line to -line selector/multiplexer, non-inverting (3-tate) FEATURE Industrial range available ( 40 C to +85 C) Multifunction capability Non-inverting data path 3-tate outputs
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice ear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of iscrete, Logic and
More informationNXP 74AVC16835A Register datasheet
NXP Register datasheet http://www.manuallib.com/nxp/74avc16835a-register-datasheet.html The is a 18-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock
More informationHSTL bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor INTEGRATED CIRCUITS
INTEGRATED CIRCUITS 9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor Supersedes data of 2001 Jul 19 2004 Apr 15 FEATURES Inputs meet JEDEC HSTL Std. JESD 8 6, and outputs
More informationINTEGRATED CIRCUITS. 74LVC00A Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 11 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Aug 11 IC24 Data Handbook 1998 Apr 28 FEATURES Wide supply range of 1.2V to 3.6V Complies with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5V CMOS
More informationINTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13
INTEGRATED CIRCUITS Supersedes data of 2002 Mar 01 2002 May 13 PIN CONFIGURATION NC SCL0 1 2 8 V CC 7 SCL1 SDA0 3 6 SDA1 GND 4 5 EN DESCRIPTION The is a BiCMOS integrated circuit intended for application
More informationINTEGRATED CIRCUITS. 74ABT373A Octal transparent latch (3-State) Product specification 1995 Feb 17 IC23 Data Handbook
INTGRAT CIRCUITS 1995 Feb 17 IC23 ata andbook FATURS 8-bit traparent latch 3-State output buffers Output capability: +64mA/ 32mA atch-up protection exceeds 500mA per JC Std 17 S protection exceeds 2000
More informationINTEGRATED CIRCUITS. PCA channel I 2 C hub. Product data Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03.
INTEGRATED CIRCUITS Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03 2002 Mar 01 PIN CONFIGURATION SCL0 SDA0 1 2 16 V CC 15 EN4 DESCRIPTION The is a BiCMOS integrated circuit intended
More information74ABT Bit Transparent D-Type Latch with 3-STATE Outputs
March 1994 Revised November 1999 74ABT16373 16-Bit Traparent D-Type Latch with 3-STATE Outputs General Description The ABT16373 contai sixteen non-inverting latches with 3-STATE outputs and is intended
More information74F160A 74F162A Synchronous Presettable BCD Decade Counter
Synchronous Presettable BCD Decade Counter General Description The 74F160A and 74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable
More informationLM219/LM319 Dual voltage comparator INTEGRATED CIRCUITS. Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook
INTEGRATED CIRCUITS Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook 21 Aug 3 DESCRIPTION The series are precision high-speed dual comparators fabricated on a single monolithic
More informationPHILIPS 74LVT16373A transparent D-type latch datasheet
PIIPS traparent -type latch datasheet http://www.manuallib.com/philips/74lvt16373a-traparent-d-type-latch-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 3.3V. This
More informationDATA SHEET. 74LVCH32244A 32-bit buffer/line driver; 5 V input/output tolerant; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 32-bit buffer/line driver; 5 V input/output Supersedes data of 1999 Aug 31 2004 May 13 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage
More informationGTL bit bi-directional low voltage translator
INTEGRATED CIRCUITS Supersedes data of 2000 Jan 25 2003 Apr 01 Philips Semiconductors FEATURES Allows voltage level translation between 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V busses which allows
More information74AC299 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins
8-Input Universal Shift/Storage Register with Common Parallel I/O Pi General Description The AC/ACT299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible:
More informationSSTVN bit 1:2 SSTL_2 registered buffer for DDR
INTEGRATED CIRCUITS 2004 Jul 15 Philips Semiconductors FEATURES Stub-series terminated logic for 2.5 V V DD (SSTL_2) Designed for PC1600 PC2700 (at 2.5 V) and PC3200 (at 2.6 V) applications Pin and function
More informationINTEGRATED CIRCUITS SSTV16857
INTEGRATED CIRCUITS Supersedes data of 2002 Jun 05 2002 Sep 27 FEATURES Stub-series terminated logic for 2.5 V V DDQ (SSTL_2) Optimized for DDR (Double Data Rate) applications Inputs compatible with JESD8
More informationPCKV MHz differential 1:10 clock driver
INTEGRATED CIRCUITS Supersedes data of 2001 Mar 16 File under Intergrated Circuits ICL03 2001 Jun 12 FEATURES ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM
More information74F373 Octal Transparent Latch with 3-STATE Outputs
74F373 Octal Traparent Latch with 3-STATE Outputs General Description The 74F373 coists of eight latches with 3-STATE outputs for bus organized system applicatio. The flip-flops appear traparent to the
More information74ABT Bit Transceiver with 3-STATE Outputs
74ABT16245 16-Bit Traceiver with 3-STATE Outputs General Description The ABT16245 contai sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applicatio. The
More informationSSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM
INTEGRATED CIRCUITS 2000 Dec 01 File under Integrated Circuits ICL03 2002 Feb 19 FEATURES Stub-series terminated logic for 2.5 V (SSTL_2) Optimized for stacked DDR (Double Data Rate) SDRAM applications
More information74ABT373 Octal Transparent Latch with 3-STATE Outputs
Octal Traparent Latch with 3-STATE Outputs General Description The ABT373 coists of eight latches with 3-STATE outputs for bus organized system applicatio. The flip-flops appear traparent to the data when
More informationPCKV MHz differential 1:10 clock driver
INTEGRATED CIRCUITS Supersedes data of 2001 Dec 03 2002 Sep 13 FEATURES ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM per method A114. Latch-up testing is
More information74F161A 74F163A Synchronous Presettable Binary Counter
Synchronous Presettable Binary Counter General Description The and are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and
More informationINTEGRATED CIRCUITS. SA5775A Differential air core meter driver. Product specification 1997 Feb 24
INTEGRATED CIRCUITS Differential air core meter driver 1997 Feb 24 DESCRIPTION The is a monolithic driver for controlling air-core (or differential) meters typically used in automotive instrument cluster
More information74F540 74F541 Octal Buffer/Line Driver with 3-STATE Outputs
Octal Buffer/Line Driver with 3-STATE Outputs General Description The 74F540 and 74F541 are similar in function to the 74F240 and 74F244 respectively, except that the inputs and outputs are on opposite
More information74ABT Bit Registered Transceiver with 3-STATE Outputs
November 1993 Revised August 2001 16-Bit Registered Traceiver with 3-STATE Outputs General Description The ABT16952 is a 16-bit registered traceiver. Two 8-bit back to back registers store data flowing
More information74ABT646 Octal Transceivers and Registers with 3-STATE Outputs
April 1992 Revised November 1999 74ABT646 Octal Traceivers and Registers with 3-STATE Outputs General Description The ABT646 coists of bus traceiver circuits with 3- STATE, D-type flip-flops, and control
More informationQuad R/S latch with 3-state outputs
Rev. 10 18 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a quad R/S latch with 3-state outputs, with a common output enable
More informationOctal buffer/driver with parity; non-inverting; 3-state
Rev. 6 14 December 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal buffer and line driver with parity generation/checking. The can be used
More information74F827 74F Bit Buffers/Line Drivers
10-Bit Buffers/Line Drivers General Description The and 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have
More information74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:
Rev. 6 26 January 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL.
More information74LVT LVTH16373 Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs
74LVT16373 74LVTH16373 Low Voltage 16-Bit Traparent Latch with 3-STATE Outputs General Description The LVT16373 and LVTH16373 contain sixteen non-inverting latches with 3-STATE outputs and is intended
More information12-stage binary ripple counter
Rev. 8 17 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset
More informationDM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters
DM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters General Description These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting desig. The
More information