A New Three Phase Multilevel Inverter With Reduced Number Of Switching Power Devices With Common Mode Voltage Elimination

Size: px
Start display at page:

Download "A New Three Phase Multilevel Inverter With Reduced Number Of Switching Power Devices With Common Mode Voltage Elimination"

Transcription

1 A New Three Phase Multilevel Inverter With Reduced Number Of Switching Power Devices With Common Mode Voltage Elimination Arpan Hota, Sachin Jain Department of Electrical Engineering National Institute of Technology Warangal Warangal, India Abstract This paper presents a new topology for a 3-ϕ, three step multilevel inverter (MLI) with Common Mode Voltage (CMV) elimination. The proposed MLI structure is realized with fewer switching power devices compared to the conventional MLI solutions for CMV elimination. A space vector modulation technique, based on Large Medium Zero Vector Modulation (LMZVM), is also proposed to operate the presented MLI. Reduced number of switching power devices results in less number of driver circuits, reduced installation space and low cost. Further, due to the elimination of CMV, the proposed MLI is free from issues like EMI and leakage current. Presented topology is compared with other topologies to prove its superiority. Simulation results are presented to confirm the capability of the proposed MLI. Keywords Common Mode Voltage elimination; 3-ϕ Multilevel Inverter; Reduced switching power device; I. INTRODUCTION The demand for High Voltage (HV) and high power applications is increasing rapidly. At the same time there are increasing constraints with respect to size, volume, cost and weight of the systems. This restricts the use of low frequency heavy weight transformers in HV and high power applications which would have been a viable solution. Also, the usage of low frequency transformer restricts the variation in input and output voltage. Thus, there is a requirement for power conditioners which not only give extended bandwidth for variations in input and output voltage but also have the advantages of low weight, low cost and controllability. For these reasons, the HV power converters are at the focal point of continuing studies for the researchers. Among the various options, Multilevel Inverters (MLI) are a good solution for HV applications, as they are supported by advantages like high power quality (low THD), reduced switching loss and lower dv/dt stress [-5]. However MLIs are often operated at high frequency to reduce the size and improve power quality. This may result in high frequency voltage transitions between the load and source neutral point. This voltage is also known as CMV. The high frequency switching of CMV causes several issues in electrical systems like electromagnetic interference, leakage current etc. These problems also restrict the application of Vivek Agarwal Department of Electrical Engineering Indian Institute of Technology Bombay Mumbai, India agarwal@ee.iitb.ac.in MLI to various sophisticated fields like aerospace, military, medical etc. In case of electric drives applications, the high frequency transitions of CMV may cause leakage current and bearing current, which are hazardous for the motor. It can also result in lubricant insulation failure [6-7]. For PV applications high frequency voltage transition in CMV causes the flow of leakage current in the stray capacitance between the grounded body of the PV cell and the PV cell itself [8]. In literature there are several methods and MLI configurations which have been proposed to eliminate or reduce the CMV. Configurations proposed in [9-] use a dual inverter system for its application to an open-end winding induction motor with CMV reduction. These are good solutions but for specific application. Some other proposed topologies in [3-4] eliminate CMV in induction motor drives. However they suffer the disadvantage of higher switch count. This results in higher cost, size and weight of the MLI. Another good solution given by Lee et.al. where authors have proposed a new PWM technique for reduction of the CMV in 3-ϕ grid connected PV system [5]. It also minimizes leakage current. In short all the above solutions are either application specific or require more number of devices for the elimination of CMV. This paper presents an optimized configuration of a 3-ϕ MLI with minimum number of switches. The proposed system eliminates the CMV and high frequency voltage transition in between the load neutral and source terminal points. Proposed topology requires simple Space Vector Modulation (SVM) strategy with Large Medium Zero Vector Modulation (LMZVM) [5]. LMZVM is modified in a way that it can completely eliminate CMV for the proposed MLI structure. The proposed MLI structure is optimized with respect to the PWM strategy. So, it can eliminate CMV even with a reduced switch count compared to the conventional solutions. This manuscript is divided into five sections. Section II describes about the structure of the proposed 3-ϕ MLI. Section III discuss about the PWM technique used to operate the proposed MLI. Section IV gives the comparison of the proposed topology with the conventional topologies and the recent topologies proposed. The simulation results are shown

2 and explained in section V and the concluding statements are given in section VI. MLI for CMV elimination. The details of the PWM strategy are given in the next subsection. II. OPERATION OF THE PROPOSED MLI Fig. shows the configuration of the proposed 3-ϕ MLI topology with CMV elimination. The structure comprises 3 switches. As shown in Fig. phase A can be connected to bus, or 3 by using the power switches S A, S A or S 3A respectively. Similarly for phase B the switches are S B, S B or S 3B and for phase C, the switches are S C, S C or S 3C. Out of these switches, S A, S B and S C are four quadrant switches. These switches are realized by anti-series connection of two MOSFETs with anti-parallel diode. All other switches are two quadrant switches which can be realized by single MOSFETs with anti-parallel diode. Thus, to realize these nine switches twelve MOSFETs are required. Further, it may be observed in Fig. that these switches connect the 3-ϕ output to three buses (bus, and 3). So, they are called phase-to-bus switches. Another important point to be noted is that the proposed configuration requires four dc voltage sources each of equal magnitude (V dc ) as can be observed in Fig.. The string of the dc sources consists of five terminal or nodal points at the dc bus (P, P, P, P 3, P 4 ). Now, as suggested by Fig., bus can be connected to nodal point P 3 if switch S is turned ON or can be connected to nodal point P if switch S is turned ON. Switch S and S cannot be turned ON simultaneously as that will cause a shoot through. Similarly, Bus 3 can be connected to nodal point P if switch S 3 is active or nodal point P if switch S 4 is active but to avoid shoot through problem, S 3 and S 4 cannot be turned ON simultaneously. Switches S, S, S 3 and S 4 are called bus-to-point switches. These four switches are also two-quadrant in nature. So, they can be realized using single MOSFETs. Thus, the total number of MOSFETs required to build the complete topology is sixteen. A star connected load is connected at the nodal point P A, P B and P C with load neutral point N. Now, by properly switching phase-to-bus and bus-topoint switches many state vectors can be generated. For example, a certain vector [X,Y,Z] can be generated by connecting phase A to point P X, phase B to point P Y and phase C to nodal point P Z (X,Y,Z ranges from to 4). Proposed topology can generate 3 state vectors for which CMV is zero. These 3 vectors are presented in Table. The active switches for each of the vector are also shown in Table. For example to generate the vector [, 4, ] phase A, B and C should be connected to nodal point P, P 4 and P respectively. Now, nodal point P is only accessible via bus 3 so, phase A and C both connected to bus 3 by turning ON switch S 3A and S 3C then bus 3 is connected to nodal point P by turning ON switch S 3. Similarly nodal point P 4 is accessible directly via bus so, switch S B is turned ON to connect phase B to nodal point P. Similarly, other vectors with zero CMV can be found as described in Table I. These 3 vectors are plotted in Fig. which takes the form of a hexagon with Sectors. And a suitable PWM strategy is devised to operate proposed 3 phase Fig.. Proposed optimized 3-ϕ MLI topology with zero CMV. TABLE I. VOLTAGE VECTORS WITH ZERO CMV AND THE CORRESPONDING ACTIVE SWITCHES State Vector Corresponding active switches (while all location [Fig. ] other switches are turned OFF) [,,] S A, S B, S C, S [4,,] S A, S 3B, S 3C, S 3 [4,,] S A, S B, S 3C, S, S 4 [3,3,] S A, S B, S 3C, S, S 4 [,4,] S A, S B, S 3C, S, S 4 [,4,] S 3A, S B, S 3C, S 3 [,4,] S 3A, S B, S C, S, S 4 [,3,3] S 3A, S B, S C, S, S 4 [,,4] S 3A, S B, S C, S, S 4 [,,4] S 3A, S 3B, S C, S 3 [,,4] S A, S 3B, S C, S, S 4 [3,,3] S A, S 3B, S C, S, S 4 [4,,] S A, S 3B, S C, S, S 4 Fig.. State vectors generated using proposed optimized configuration with zero CMV.

3 III. PWM STRATEGY The PWM technique required to operate the proposed 3 phase MLI uses LMZVM method [5]. LMZVM is an SVM strategy, which uses state vectors located in the hexagon boundary and its centre as given in Fig.. There are twelve vectors, which are located at the hexagon boundary and the zero vector [,,] which is located at the centre. Out of those vectors 6 are large vectors and the remaining 6 are medium vectors. Large vectors utilize all dc bus voltage which results a vector with magnitude 3.74V dc. Similarly medium voltage vector bypasses one dc source resulting in a vector with magnitude 3V dc. Large voltage vectors are [4,,], [4,,], [,4,], [,,4], [,,4] and [,4,]. Medium voltage vectors are [4,,], [,,4], [,4,], [,3,3], [3,,3] and [3,3,]. The magnitude and angle values for all the vectors are listed in Table II. These 3 vectors divide the hexagon in sectors as illustrated by Fig.. Now, the output vector at any sector will be realized using a large vector, a medium vector and a zero vector. To achieve this following steps are involved: Step : The sector identification is done from the value of the angle of the output vector. Step : The switching times are calculated for the three vectors associated with the identified sector. One example is taken for a given sector as shown in Fig. 3. As Fig. 3 suggests the sector is made up of large, medium and zero vectors. X is the medium vector, X is the large vector and the zero vector is. Now, an output vector X has to be implemented using the three vectors. This is achieved when X vector is turned ON for time T, vector X is turned ON for time T and the zero vector is turned ON for T time. If total switching time is T S then T + T + T = T S () And T X θ T X θ T X θ () X Or, X S cos sin X cos T cos TS X sin (3) X T sin T X cos X cos cos Or, TS X (4) T X sin X sin sin Fig. 3. Generation of output voltage vector using LMZVM. Now, using the values from Table II in () and (4) the values of T, T, T can be calculated. TABLE II. STATE VECTORS WITH THEIR ANGLE AND MAGNITUDE Vector Number State Vector Magnitude of the vector (in voltage) [,,] / 36 [4,,] 3V dc / 36 [4,,] 3.74V dc 3 3 [3,3,] 3V dc 6 4 [,4,] 3.74V dc 9 5 [,4,] 3V dc 6 [,4,] 3.74V dc 5 7 [,3,3] 3V dc 8 8 [,,4] 3.74V dc 9 [,,4] 3V dc 4 [,,4] 3.74V dc 7 [3,,3] 3V dc 3 [4,,] 3.74V dc 33 Angle of the vector (in degrees) Now, it may be observed in Table II that among the nonzero vectors, the minimum magnitude is 3V dc. The circle inscribed inside the hexagon can have a maximum radius of 3V dc as can be observed from Fig.. So, the linear range of modulation exists for the output voltage vector with magnitude up-to 3V dc. The amplitude modulation index is defined as: X m a = (5) 3Vdc When m a is operated between and it is the range for linear modulation. In the range of linear modulation the output voltage will always have same number of levels. Because any arm of the hexagon in Fig. has three vectors and whatever the value of m a the chosen vectors to implement the output vector are always selected from hexagon boundary and its centre. The voltage spikes in CMV that may occur due to the dead band can be suppressed by using a common mode capacitive filter. IV. COMPARISON OF THE PROPOSED CMLI WITH EXISTING TOPOLOGIES The purpose of the introduction of the proposed 3 phase MLI is to eliminate CMV with a reduction in the number of power semiconductor devices. Therefore, the proposed CMLI is compared with existing topologies in terms of number of switching power devices, number of levels produced and CMV. The configuration proposed in [4] requires 4 switches to completely eliminate CMV and it produces three level output. Whereas the proposed topology consists of only 6 switches and it also produces a three level output voltage.

4 The topology and the PWM technique presented in [5] requires only power switches but it cannot eliminate CMV completely whereas the presented topology completely eliminates CMV. The proposed topology is also compared with the three level NPC, three level Cascaded H-bridge (CHB) and the proposed topology in [4] and [5] in terms of number of switches and CMV. The comparison results are presented in Table III. observation can be made from Fig. 7 is that the current becomes more trapezoidal with the increase of m a. Though slight increase in current THD can be observed with the increase of m a, it is always less than 5% meeting the IEEE 547 standard. TABLE III. COMPARISON OF THE PROPOSED TOPOLOGY WITH EXISTING TOPOLOGIES 3-ϕ Three level MLI Topology Number of power semiconductors V. SIMULATION RESULTS CMV NPC 8 Not eliminated Cascaded H-bridge Not eliminated Configuration given by 4 eliminated Kumar et.al. [4] Configuration given by Reduced Lee et.al. [5] Presented topology in this paper 6 eliminated The performance of the above mentioned 3 phase MLI has been investigated by using a simulation model in MATLAB/SIMULINK environment with PLECS block-set. Switching frequency is kept at khz. Each phase of the 3 phase Y connected load consists of an RL load with R= Ω and L=.5 H while the value of voltage of each voltage source is Volts i.e. V dc = Volts. Fig. 4 (a) shows the 7 level line to line output voltage of the proposed MLI at m a =. The sinusoidal nature of the load current is depicted in Fig. 4 (b). From Fig. 4 (c) it can be seen that the CMV is zero which proves the fact that the proposed MLI eliminates the CMV. From Fig. 5 it can be seen that the voltage difference between load neutral point N and different nodal points from the string of the sources (P, P, P, P 3, P 4 ) are constant. As these voltages do not involve any high frequency voltage transitions it can be inferred that, the proposed MLI eliminates the leakage current flow when used for PV applications. Output voltage and current waveform with current THD at different m a under linear modulation have been recorded in Fig. 6. An important observation can be made from Fig. 6 that for every value of m a output voltage waveform always has 7 levels which proves the fact that the proposed MLI will have same number (7) of levels irrespective of the value of m a. But it can also be seen from Fig. 6 that as m a decreases pulse width also decreases. Fig. 7 shows output voltage and current with THD in over-modulation at different m a values with m a greater than. It is evident from Fig. 7 that as m a increases the switching time of zero vector reduces. And at m a =.3 there is no switching of zero vector i.e. the output vector is completely outside of the hexagon boundary. Another important Fig. 4. (a) Line to line output voltage of the proposed MLI (b)load current (c) CMV between load neutral N and source neutral P. The blocking voltages of the switches (S A, S A, S 3A ) that connects phase A to the three buses are shown in Fig. 8. For the other phases the waveform will be same but degree phase shifted. One important observation can be made from Fig. 8 (b) that the blocking voltage of switch S A varies from -3 volts to volts which supports the requirement of a four quadrant, bi directional switch for the realization of S A. Fig. 8 also indicates that switch S A and S 3A will stay in turn OFF state for a long time (T OFF ). And switching state transition happens between to V which is half of the total dc bus voltage. So, it can be concluded that switches S A S 3A will have low switching loss. Fig. 9 shows the blocking voltage waveform of the bus-to-point switches S, S, S 3, S 4. The blocking voltage of the 4 bus-to-point switches are V which is one fourth of the total dc bus voltage. Fig. 5. V N, V N, V N, V 3N and V 4N are voltage difference between load neutral point N and P, P, P, P 3 and P 4 respectively.

5 Voltage (V) m a= m a=.7 m a=.5 m a= Time (sec) e- THD=.97% THD=.8% THD=3.67% m a =.3 THD=4.63% Time (sec) m a= m a=.7 m a= e- Fig. 6. Output voltage (line to line) and load current at different values of m a under linear modulation with current THD. Voltage (V) m a=.3 m a=. m a=. 4.6% 3.5%.73% m a=.3 m a=. m a=. 4 - m a=.5 m a=.5 i.34% A Time (s) e- Time (s) e- Fig. 7. Output voltage (V/div.)(line to line) and load current (A/div.) at different values of m a under over modulation with current THD. Fig. 8. Blocking voltage of switches (a) S A (b) S A (c)s 3A. T ON: Continuous ON period of a switch. T OFF: Continuous OFF period of switch. T Sw: Period for high frequency switching transition. Current (A) Current (A) Fig. 9. Blocking voltage of switches S, S, S 3, S 4. The load current THD for proposed MLI is always less than 5% as shown in Fig. 6 and 7. This meets the requirement of IEEE 547 standard. Therefore, the proposed MLI is expected to be a convenient solution for grid integration. The FFT analysis of load current is shown in Fig. for m a =. It can be seen that the maximum magnitude of the other harmonics is less than.6%. Mag(% of Fundamental) Fig.. FFT analysis for the load current shown in Fig. 4 (b). VI. CONCLUSION The topology presented in this paper is optimized with respect to the PWM strategy used to eliminate the CMV. So, the proposed configuration is blessed with the advantage of reduced number of power switches when compared to the existing topologies. Another advantage of the proposed MLI structure is the voltage difference between the load neutral point and the different terminals of dc bus are constant i.e. no high frequency voltage transition. This is expected to solve the major issues related to CMV like EMI and leakage current. Another important point to be noted is that the current THD of the proposed MLI converter meets the IEEE 547 standard. This results in better power quality performance. The abovementioned points indicate that the proposed MLI configuration is expected to be a good solution for drives applications and grid-tied PV applications. References [] Mittal, N.; Singh, B.; Singh, S.P.; Dixit, R.; Kumar, D., "Multilevel inverters: A literature survey on topologies and control strategies," Power, Control and Embedded Systems (ICPCES), nd International Conf. on, vol., no., pp.,, 7-9 Dec.. [] Rodriguez, J.; Jih-Sheng Lai; Fang Zheng Peng, "Multilevel inverters: a survey of topologies, controls, and applications," Industrial Electronics, IEEE Trans. on, vol.49, no.4, pp , Aug.

6 [3] Malinowski, M.; Gopakumar, K.; Rodriguez, J.; Pérez, M.A., "A Survey on Cascaded Multilevel Inverters," Industrial Electronics, IEEE Trans. on, vol.57, no.7, pp.97-6, July. [4] Lezana, P.; Pou, J.; Meynard, T.A.; Rodriguez, J.; Ceballos, S.; Richardeau, F., "Survey on Fault Operation on Multilevel Inverters," Industrial Electronics, IEEE Trans. on, vol.57, no.7, pp.7,8, July. [5] M. F. Kangarlu and E. Babaei, A generalized cascaded multilevel inverter using series connection of sub-multilevel inverters, IEEE Trans. Power Electron., vol. 8, no., pp , Feb. 3. [6] S. Chen, T. A. Lipo, and D. Fitzgerald, Source of induction motor bearing currents caused by PWM inverters, IEEE Trans. Energy Convers., vol., no., pp. 5 3, Mar [7] J. Adabi, F. Zare, G. Ledwich, and A. Ghosh, Leakage current and common mode voltage issues in modern AC drive systems, in Proc. Australasian Univ. Power Eng. Conf., pp. 6, Dec. 9, 7, [8] Ozkan, Z. and Hava, A.M., "A survey and extension of high efficiency grid connected transformerless solar inverters with focus on leakage current characteristics," in Energy Conversion Congress and Exposition (ECCE), IEEE, pp , 5- Sept. [9] M. R. Baiju, K. K. Mohapatra, R. S. Kanchan, and K. Gopakumar, A dual two-level inverter scheme with common mode voltage elimination for an induction motor drive, IEEE Trans. Power Electron., vol. 9, no. 3, pp , May 4. [] R. S. Kanchan, P. N. Tekwani, M. R. Baiju, K. Gopakumar, and A. Pittet, Three-level inverter configuration with common-mode voltage elimination for induction motor drive, IEE Proc. Electr. Power Appl., ol. 5, no., pp. 6 7, Mar. 4, 5. [] P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, Five-level inverter scheme for an induction motor drive with simultaneous elimination of common-mode voltage and DC-link capacitor voltage imbalance, IEE Proc. Electr. Power Appl., vol. 5, no. 6, pp , Nov. 4, 5. [] Sudharshan Kaarthik, R.; Gopakumar, K.; Mathew, J.; Undeland, T., "An open-end winding IM drive with multilevel -sided polygonal vectors with symmetric triangles," in Power Electronics and Applications (EPE'4-ECCE Europe), 4 6th European Conference on, vol., no., pp.-9, 6-8 Aug. 4. [3] Kumar, P.R.; Kaarthik, R.S.; Gopakumar, K.; Leon, J.I.; Franquelo, L.G., "Seventeen-Level Inverter Formed by Cascading Flying Capacitor and Floating Capacitor H-Bridges," in Power Electronics, IEEE Trans. on, vol.3, no.7, pp , July 5. [4] Roshan Kumar, P.; Rajeevan, P.P.; Mathew, K.; Gopakumar, K.; Leon, J.I.; Franquelo, L.G., "A Three-Level Common-Mode Voltage Eliminated Inverter With Single DC Supply Using Flying Capacitor Inverter and Cascaded H-Bridge," in Power Electronics, IEEE Trans. on, vol.9, no.3, pp.4-49, March 4. [5] June-Seok Lee; Kyo-Beum Lee, "New Modulation Techniques for a Leakage Current Reduction and a Neutral-Point Voltage Balance in Transformerless Photovoltaic Systems Using a Three-Level Inverter," in Power Electronics, IEEE Trans. on, vol.9, no.4, pp.7-73, April 4.

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System 1 G.Balasundaram, 2 Dr.S.Arumugam, 3 C.Dinakaran 1 Research Scholar - Department of EEE, St.

More information

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Divya Subramanian 1, Rebiya Rasheed 2 M.Tech Student, Federal Institute of Science And Technology, Ernakulam, Kerala, India

More information

A New Multilevel Inverter Topology of Reduced Components

A New Multilevel Inverter Topology of Reduced Components A New Multilevel Inverter Topology of Reduced Components Pallakila Lakshmi Nagarjuna Reddy 1, Sai Kumar 2 PG Student, Department of EEE, KIET, Kakinada, India. 1 Asst.Professor, Department of EEE, KIET,

More information

Common Mode Voltage Reduction in a Three Level Neutral Point Clamped Inverter Using Modified SVPWM

Common Mode Voltage Reduction in a Three Level Neutral Point Clamped Inverter Using Modified SVPWM Common Mode Voltage Reduction in a Three Level Neutral Point Clamped Inverter Using Modified SVPWM Asna Shanavas Shamsudeen 1, Sandhya. P 2 P.G. Student, Department of Electrical and Electronics Engineering,

More information

International Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract

International Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 2 Issue 12 December, 2013 Page No. 3566-3571 Modelling & Simulation of Three-phase Induction Motor Fed by an

More information

Harmonic Reduction in Induction Motor: Multilevel Inverter

Harmonic Reduction in Induction Motor: Multilevel Inverter International Journal of Multidisciplinary and Current Research Research Article ISSN: 2321-3124 Available at: http://ijmcr.com Harmonic Reduction in Induction Motor: Multilevel Inverter D. Suganyadevi,

More information

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity Prakash Singh, Dept. of Electrical & Electronics Engineering Oriental Institute of Science & Technology Bhopal,

More information

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Pinky Arathe 1, Prof. Sunil Kumar Bhatt 2 1Research scholar, Central India Institute of Technology, Indore, (M. P.),

More information

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches P.Bhagya [1], M.Thangadurai [2], V.Mohamed Ibrahim [3] PG Scholar [1],, Assistant Professor [2],

More information

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed Abstract The multilevel inverter utilization have been increased since the last decade. These new type of inverters are

More information

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor Nayna Bhargava Dept. of Electrical Engineering SATI, Vidisha Madhya Pradesh, India Sanjeev Gupta

More information

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES

COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 214 COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION

More information

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION Mahtab Alam 1, Mr. Jitendra Kumar Garg 2 1 Student, M.Tech, 2 Associate Prof., Department of Electrical & Electronics

More information

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE A. Maheswari, Dr. I. Gnanambal Department of EEE, K.S.R College of Engineering, Tiruchengode,

More information

A Novel Cascaded Multilevel Inverter Using A Single DC Source

A Novel Cascaded Multilevel Inverter Using A Single DC Source A Novel Cascaded Multilevel Inverter Using A Single DC Source Nimmy Charles 1, Femy P.H 2 P.G. Student, Department of EEE, KMEA Engineering College, Cochin, Kerala, India 1 Associate Professor, Department

More information

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION T.Ramachandran 1, P. Ebby Darney 2 and T. Sreedhar 3 1 Assistant Professor, Dept of EEE, U.P, Subharti Institute of Technology

More information

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid

Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid Analysis of Cascaded Multilevel Inverters with Series Connection of H- Bridge in PV Grid Mr.D.Santhosh Kumar Yadav, Mr.T.Manidhar, Mr.K.S.Mann ABSTRACT Multilevel inverter is recognized as an important

More information

REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY

REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY REDUCTION OF COMMON-MODE VOLTAGE IN OPEN END WINDING INDUCTION MOTOR DRIVE USING CARRIER PHASE-SHIFT STRATEGY Ms. C. Kalpa Latha, Electrical and Electronics Engineering, G. Pulla Reddy Engineering College,

More information

Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System

Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System Simulation and Analysis of ASCAD Multilevel Inverter with S for Photovoltaic System K.Aswini 1, K.Nandhini 2, S.R.Nandhini 3, G.Akalya4, B.Rajeshkumar 5, M.Valan Rajkumar 6 Department of Electrical and

More information

A Comparative Study of SPWM on A 5-Level H-NPC Inverter

A Comparative Study of SPWM on A 5-Level H-NPC Inverter Research Journal of Applied Sciences, Engineering and Technology 6(12): 2277-2282, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2013 Submitted: December 17, 2012 Accepted: January

More information

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability. Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability. Soujanya Kulkarni (PG Scholar) 1, Sanjeev Kumar R A (Asst.Professor) 2 Department of Electrical and Electronics

More information

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source Ramakant Shukla 1, Rahul Agrawal 2 PG Student [Power electronics], Dept. of EEE, VITS, Indore, Madhya pradesh, India 1 Assistant

More information

ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS

ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS Volume 120 No. 6 2018, 7795-7807 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS Devineni

More information

A New Multilevel Inverter Topology with Reduced Number of Power Switches

A New Multilevel Inverter Topology with Reduced Number of Power Switches A New Multilevel Inverter Topology with Reduced Number of Power Switches L. M. A.Beigi 1, N. A. Azli 2, F. Khosravi 3, E. Najafi 4, and A. Kaykhosravi 5 Faculty of Electrical Engineering, Universiti Teknologi

More information

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM Akhila A M.Tech Student, Dept. Electrical and Electronics Engineering, Mar Baselios College of Engineering and Technology,

More information

Crossover Switches Cell (CSC): A New Multilevel Inverter Topology with Maximum Voltage Levels and Minimum DC Sources

Crossover Switches Cell (CSC): A New Multilevel Inverter Topology with Maximum Voltage Levels and Minimum DC Sources Crossover Switches Cell (CSC): A New Multilevel Inverter Topology with Maximum Voltage Levels and Minimum DC Sources Hani Vahedi, Kamal Al-Haddad, Youssef Ounejjar, Khaled Addoweesh GREPCI, Ecole de Technologie

More information

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online): IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online): 2321-0613 Total Harmonic Distortion Analysis of Diode Clamped Multilevel Inverter with Resistive

More information

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS 1 S.LEELA, 2 S.S.DASH 1 Assistant Professor, Dept.of Electrical & Electronics Engg., Sastra University, Tamilnadu, India

More information

SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER

SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER 1 GOVINDARAJULU.D, 2 NAGULU.SK 1,2 Dept. of EEE, Eluru college of Engineering & Technology, Eluru, India Abstract Multilevel converters

More information

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Low Order Harmonic Reduction of Three Phase Multilevel Inverter Journal of Scientific & Industrial Research Vol. 73, March 014, pp. 168-17 Low Order Harmonic Reduction of Three Phase Multilevel Inverter A. Maheswari 1 and I. Gnanambal 1 Department of EEE, K.S.R College

More information

Reduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor

Reduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor International Journal for Modern Trends in Science and Technology Volume: 03, Issue No: 05, May 2017 ISSN: 2455-3778 http://www.ijmtst.com Reduction of Power Electronic Devices with a New Basic Unit for

More information

SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES

SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES K. Selvamuthukumar, M. Satheeswaran and A. Ramesh Babu Department of Electrical and Electronics

More information

THD Minimization of a Cascaded Nine Level Inverter Using Sinusoidal PWM and Space Vector Modulation

THD Minimization of a Cascaded Nine Level Inverter Using Sinusoidal PWM and Space Vector Modulation International Journal of Computational Engineering Research Vol, 03 Issue, 6 THD Minimization of a Cascaded Nine Level Inverter Using Sinusoidal PWM and Space Vector Modulation G.Lavanya 1, N.Muruganandham

More information

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Srinivas Reddy Chalamalla 1, S. Tara Kalyani 2 M.Tech, Department of EEE, JNTU, Hyderabad, Andhra Pradesh, India 1 Professor,

More information

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique THD Minimization in Single Phase Symmetrical Cascaded Multilevel Using Programmed PWM Technique M.Mythili, N.Kayalvizhi Abstract Harmonic minimization in multilevel inverters is a complex optimization

More information

REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE

REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE 52 Acta Electrotechnica et Informatica, Vol. 16, No. 4, 2016, 52 60, DOI:10.15546/aeei-2016-0032 REDUCTION OF ZERO SEQUENCE VOLTAGE USING MULTILEVEL INVERTER FED OPEN-END WINDING INDUCTION MOTOR DRIVE

More information

Seven-level cascaded ANPC-based multilevel converter

Seven-level cascaded ANPC-based multilevel converter University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences Seven-level cascaded ANPC-based multilevel converter

More information

A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources

A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources Lipika Nanda 1, Prof. A. Dasgupta 2 and Dr. U.K. Rout 3 1 School of Electrical Engineering,

More information

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 4 A SinglePhase Carrier Phaseshifted PWM Multilevel Inverter for 9level with Reduced Switching Devices

More information

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE

A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE A NEW TOPOLOGY OF CASCADED MULTILEVEL INVERTER WITH SINGLE DC SOURCE G.Kumara Swamy 1, R.Pradeepa 2 1 Associate professor, Dept of EEE, Rajeev Gandhi Memorial College, Nandyal, A.P, India 2 PG Student

More information

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding E. Chidam Meenakchi Devi 1, S. Mohamed Yousuf 2, S. Sumesh Kumar 3 P.G Scholar, Sri Subramanya

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 2,Issue 4, April -2015 Reduction

More information

Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components

Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components Copyright 2017 Tech Science Press CMES, vol.113, no.4, pp.461-473, 2017 Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components V. Thiyagarajan 1 and P.

More information

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives 1

More information

Five Level Output Generation for Hybrid Neutral Point Clamped Inverter using Sampled Amplitude Space Vector PWM

Five Level Output Generation for Hybrid Neutral Point Clamped Inverter using Sampled Amplitude Space Vector PWM Five Level Output Generation for Hybrid Neutral Point Clamped Inverter using Sampled Amplitude Space Vector PWM Honeymol Mathew PG Scholar, Dept of Electrical and Electronics Engg, St. Joseph College of

More information

ADVANCES in NATURAL and APPLIED SCIENCES

ADVANCES in NATURAL and APPLIED SCIENCES ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BYAENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2017 May 11(7): pages 264-271 Open Access Journal Modified Seven Level

More information

ISSN Vol.05,Issue.05, May-2017, Pages:

ISSN Vol.05,Issue.05, May-2017, Pages: WWW.IJITECH.ORG ISSN 2321-8665 Vol.05,Issue.05, May-2017, Pages:0777-0781 Implementation of A Multi-Level Inverter with Reduced Number of Switches Using Different PWM Techniques T. RANGA 1, P. JANARDHAN

More information

Hybrid 5-level inverter fed induction motor drive

Hybrid 5-level inverter fed induction motor drive ISSN 1 746-7233, England, UK World Journal of Modelling and Simulation Vol. 10 (2014) No. 3, pp. 224-230 Hybrid 5-level inverter fed induction motor drive Dr. P.V.V. Rama Rao, P. Devi Kiran, A. Phani Kumar

More information

Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM

Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM Size Selection Of Energy Storing Elements For A Cascade Multilevel Inverter STATCOM Dr. Jagdish Kumar, PEC University of Technology, Chandigarh Abstract the proper selection of values of energy storing

More information

Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge

Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge Dareddy Lakshma Reddy B.Tech, Sri Satya Narayana Engineering College, Ongole. D.Sivanaga Raju, M.Tech Sri

More information

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad. Performance Analysis of Three Phase Five-Level Inverters Using Multi-Carrier PWM Technique Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

More information

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES

CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES A.Venkadesan 1, Priyatosh Panda 2, Priti Agrawal 3, Varun Puli 4 1 Asst Professor, Electrical and Electronics Engineering, SRM University,

More information

Three Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme

Three Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme International Journal of Innovation and Applied Studies ISSN 2028-9324 Vol. 7 No. 3 Aug. 2014, pp. 1209-1214 2014 Innovative Space of Scientific Research Journals http://www.ijias.issr-journals.org/ Three

More information

Multilevel Inverters : Comparison of Various Topologies and its Simulation

Multilevel Inverters : Comparison of Various Topologies and its Simulation 2017 IJSRST Volume 3 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X National Conference on Advances in Engineering and Applied Science (NCAEAS) 16 th February 2017 In association with International

More information

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Venkata Anil Babu Polisetty 1, B.R.Narendra 2 PG Student [PE], Dept. of EEE, DVR. & Dr.H.S.MIC College of Technology, AP, India 1 Associate

More information

Analysis of New 7- Level an Asymmetrical Multilevel Inverter Topology with Reduced Switching Devices

Analysis of New 7- Level an Asymmetrical Multilevel Inverter Topology with Reduced Switching Devices lume 6, Issue 6, June 2017, ISSN: 2278-7798 Analysis of New 7- Level an Asymmetrical Multilevel Inverter Topology with Reduced Switching Devices Nikhil Agrawal, Praveen Bansal Abstract Inverter is a power

More information

Power Quality Enhancement of Diode Clamped Multilevel Inverter Using Different Modulation Schemes

Power Quality Enhancement of Diode Clamped Multilevel Inverter Using Different Modulation Schemes International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-869, Volume-3, Issue-4, April 21 Power Quality Enhancement of Diode Clamped Multilevel Inverter Using Different Modulation

More information

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER

MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER Akash A. Chandekar 1, R.K.Dhatrak 2 Dr.Z.J..Khan 3 M.Tech Student, Department of

More information

Multilevel Cascade H-bridge Inverter DC Voltage Estimation Through Output Voltage Sensing

Multilevel Cascade H-bridge Inverter DC Voltage Estimation Through Output Voltage Sensing Multilevel Cascade H-bridge Inverter DC oltage Estimation Through Output oltage Sensing Faete Filho, Leon Tolbert Electrical Engineering and Computer Science Department The University of Tennessee Knoxville,USA

More information

Space Vector Pulse Density Modulation Scheme For Multilevel Inverter With 18-sided Polygonal Voltage Space Vector

Space Vector Pulse Density Modulation Scheme For Multilevel Inverter With 18-sided Polygonal Voltage Space Vector Space Vector Pulse Density Modulation Scheme For Multilevel Inverter With 18-sided Polygonal Voltage Space Vector Anilett Benny 1, Dr.T. Ruban Deva Prakash 2 PG Student, Sree Narayana Gurukulam College

More information

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Darshni M. Shukla Electrical Engineering Department Government Engineering College Valsad, India darshnishukla@yahoo.com Abstract:

More information

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM

Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM Performance Improvement of Multilevel Inverter through Trapezoidal Triangular Carrier based PWM Kishor Thakre Department of Electrical Engineering National Institute of Technology Rourkela, India 769008

More information

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD 2016 IJSRSET Volume 2 Issue 3 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved

More information

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER 1 C.R.BALAMURUGAN, 2 S.P.NATARAJAN. 3 M.ARUMUGAM 1 Arunai Engineering College, Department of EEE, Tiruvannamalai,

More information

A New Self-Balancing Cascaded Multilevel Inverter for Level Doubling Application

A New Self-Balancing Cascaded Multilevel Inverter for Level Doubling Application A New Self-Balancing Cascaded Multilevel Inverter for Level Doubling Application C. Sukanya 1, L.Priyanga 2, K.Janarthanan 3, T.Suresh Padmanabhan 4 PG Student [EEE], Dept. of EEE, Bharathiyar College

More information

Space vector pulse width modulation for 3-phase matrix converter fed induction drive

Space vector pulse width modulation for 3-phase matrix converter fed induction drive Space vector pulse width modulation for 3-phase matrix converter fed induction drive D. Sattianadan 1, R. Palanisamy 2, K. Vijayakumar 3, D.Selvabharathi 4, K.Selvakumar 5, D.Karthikeyan 6 1,2,4,5,6 Assistant

More information

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques

Multilevel Inverter with Coupled Inductors with Sine PWM Techniques Multilevel Inverter with Coupled Inductors with Sine PWM Techniques S.Subalakshmi 1, A.Mangaiyarkarasi 2, T.Jothi 3, S.Rajeshwari 4 Assistant Professor-I, Dept. of EEE, Prathyusha Institute of Technology

More information

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2. PIC Based Seven-Level Cascaded H-Bridge Multilevel Inverter R.M.Sekar, Baladhandapani.R Abstract- This paper presents a multilevel inverter topology in which a low switching frequency is made use taking

More information

Hybrid Five-Level Inverter using Switched Capacitor Unit

Hybrid Five-Level Inverter using Switched Capacitor Unit IJIRST International Journal for Innovative Research in Science & Technology Volume 3 Issue 04 September 2016 ISSN (online): 2349-6010 Hybrid Five-Level Inverter using Switched Capacitor Unit Minu M Sageer

More information

THREE PHASE SEVENTEEN LEVEL SINGLE SWITCH CASCADED MULTILEVEL INVERTER FED INDUCTION MOTOR

THREE PHASE SEVENTEEN LEVEL SINGLE SWITCH CASCADED MULTILEVEL INVERTER FED INDUCTION MOTOR International Journal of Advanced Research in Engineering and Technology (IJARET) Volume 7, Issue 4, July-August 2016, pp. 72 78, Article ID: IJARET_07_04_010 Available online at http://www.iaeme.com/ijaret/issues.asp?jtype=ijaret&vtype=7&itype=4

More information

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion. A Simplified Topology for Seven Level Modified Multilevel Inverter with Reduced Switch Count Technique G.Arunkumar*, A.Prakash**, R.Subramanian*** *Department of Electrical and Electronics Engineering,

More information

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive

Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive pp 36 40 Krishi Sanskriti Publications http://www.krishisanskriti.org/areee.html Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive Ms. Preeti 1, Prof. Ravi Gupta 2 1 Electrical

More information

MULTILEVEL INVERTER WITH LEVEL SHIFTING SPWM TECHNIQUE USING FEWER NUMBER OF SWITCHES FOR SOLAR APPLICATIONS

MULTILEVEL INVERTER WITH LEVEL SHIFTING SPWM TECHNIQUE USING FEWER NUMBER OF SWITCHES FOR SOLAR APPLICATIONS IJRET: International Journal of Research in Engineering and Technology eissn: 319-1163 pissn: 31-7308 MULTILEVEL INVERTER WITH LEVEL SHIFTING SPWM TECHNIQUE USING FEWER NUMBER OF SWITCHES FOR SOLAR APPLICATIONS

More information

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 12, Issue 10 (October 2016), PP.70-74 Symmetrical Multilevel Inverter with Reduced

More information

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link

A Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link Research Article International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347-5161 2014 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet A Novel

More information

Transformerless Grid-Connected Inverters for Photovoltaic Modules: A Review

Transformerless Grid-Connected Inverters for Photovoltaic Modules: A Review International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-869, Volume 3, Issue 4, April 215 Transformerless Grid-Connected Inverters for Photovoltaic Modules: A Review Sushant S. Paymal,

More information

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS

ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS U.P.B. Sci. Bull., Series C, Vol. 77, Iss. 2, 215 ISSN 2286-354 ANALYSIS OF PWM STRATEGIES FOR Z-SOURCE CASCADED MULTILEVEL INVERTER FOR PHOTOVOLTAIC APPLICATIONS Ramalingam SEYEZHAI* 1 MultiLevel Inverters

More information

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive

A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive Vol.2, Issue.3, May-June 2012 pp-1028-1033 ISSN: 2249-6645 A Series-Connected Multilevel Inverter Topology for Squirrel-Cage Induction Motor Drive B. SUSHMITHA M. tech Scholar, Power Electronics & Electrical

More information

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches

Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches Raj Kiran Pandey 1, Ashok Verma 2, S. S. Thakur 3 1 PG Student, Electrical Engineering Department, S.A.T.I.,

More information

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion. Analysis Of Total Harmonic Distortion Using Multicarrier Pulse Width Modulation M.S.Sivagamasundari *, Dr.P.Melba Mary ** *(Assistant Professor, Department of EEE,V V College of Engineering,Tisaiyanvilai)

More information

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems

A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems V. Balakrishna Reddy Professor, Department of EEE, Vijay Rural Engg College, Nizamabad, Telangana State, India Abstract

More information

A Comparative Study of Different Topologies of Multilevel Inverters

A Comparative Study of Different Topologies of Multilevel Inverters A Comparative Study of Different Topologies of Multilevel Inverters Jainy Bhatnagar 1, Vikramaditya Dave 2 1 Department of Electrical Engineering, CTAE (India) 2 Department of Electrical Engineering, CTAE

More information

A Five Level Inverter for Grid Connected PV System Employing Fuzzy Controller

A Five Level Inverter for Grid Connected PV System Employing Fuzzy Controller Vol.2, Issue.5, Sep-Oct. 2012 pp-3730-3735 ISSN: 2249-6645 A Five Level Inverter for Grid Connected PV System Employing Fuzzy Controller M. Pavan Kumar 1, A. Sri Hari Babu 2 1, 2, (Department of Electrical

More information

Modelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application

Modelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application Vol.3, Issue.1, Jan-Feb. 2013 pp-530-537 ISSN: 2249-6645 Modelling and Simulation of High Step up Dc-Dc Converter for Micro Grid Application B.D.S Prasad, 1 Dr. M Siva Kumar 2 1 EEE, Gudlavalleru Engineering

More information

Performance of Indirectly Controlled STATCOM with IEEE 30-bus System

Performance of Indirectly Controlled STATCOM with IEEE 30-bus System Performance of Indirectly Controlled STATCOM with IEEE 30- System Jagdish Kumar Department of Electrical Engineering, PEC University of Technology, Chandigarh, India E-mail : jk_bishnoi@yahoo.com Abstract

More information

Decoupled Space Vector PWM for Dual inverter fed Open End winding Induction motor drive

Decoupled Space Vector PWM for Dual inverter fed Open End winding Induction motor drive International Journal of Scientific & Engineering Research, Volume 3, Issue 10, October-2012 Decoupled Space Vector PWM for Dual inverter fed Open End winding Induction motor drive N.Rosaiah, Chalasani.Hari

More information

Hybrid PWM switching scheme for a three level neutral point clamped inverter

Hybrid PWM switching scheme for a three level neutral point clamped inverter Hybrid PWM switching scheme for a three level neutral point clamped inverter Sarath A N, Pradeep C NSS College of Engineering, Akathethara, Palakkad. sarathisme@gmail.com, cherukadp@gmail.com Abstract-

More information

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET) INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET) International Journal of Electrical Engineering and Technology (IJEET), ISSN 0976 ISSN 0976 6545(Print) ISSN 0976 6553(Online) Volume

More information

Performance Analysis of Switched Capacitor Three Phase Symmetrical Inverter Topology with Induction Drive

Performance Analysis of Switched Capacitor Three Phase Symmetrical Inverter Topology with Induction Drive Performance Analysis of Switched Capacitor Three Phase Symmetrical Inverter Topology with Induction Drive KATURI MAHESH M-tech Student Scholar Department of Electrical & Electronics Engineering, Malla

More information

Research Article Rathia & Dewangan, 8(Spec. Issue), 2017: ] ISSN: Int. J. of P. & Life Sci. (Special Issue Engg. Tech.

Research Article Rathia & Dewangan, 8(Spec. Issue), 2017: ] ISSN: Int. J. of P. & Life Sci. (Special Issue Engg. Tech. Int. J. of P. & Life Sci. (Special Issue Engg. Tech.) Imparting Asymmetric Source Configuration to Hybridized Multilevel Inverter Topology 1 Ajay Kumar Rathia, 2 Ashish Dewangan 1 ME Scholar, Department

More information

Comparative Analysis of Flying Capacitor and Cascaded Multilevel Inverter Topologies using SPWM

Comparative Analysis of Flying Capacitor and Cascaded Multilevel Inverter Topologies using SPWM Comparative Analysis of Flying Capacitor and Cascaded Multilevel Inverter Topologies using SPWM Akhila.A #1, Manju Ann Mathews *2, Dr.Nisha.G.K #3 # PG Scholar, Department of EEE, Kerala University, Trivandrum,

More information

SVPWM Technique for Cuk Converter

SVPWM Technique for Cuk Converter Indian Journal of Science and Technology, Vol 8(15), DOI: 10.17485/ijst/2015/v8i15/54254, July 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 SVPWM Technique for Cuk Converter R. Lidha O. R. Maggie*

More information

Hybrid Modulation Technique for Cascaded Multilevel Inverter for High Power and High Quality Applications in Renewable Energy Systems

Hybrid Modulation Technique for Cascaded Multilevel Inverter for High Power and High Quality Applications in Renewable Energy Systems International Journal of Electronic and Electrical Engineering. ISSN 0974-2174 Volume 5, Number 1 (2012), pp. 59-68 International Research Publication House http://www.irphouse.com Hybrid Modulation Technique

More information

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution K.Srilatha 1, Prof. V.Bugga Rao 2 M.Tech Student, Department

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor(SJIF): 3.134 International Journal of Advance Engineering and Research Development Volume 2,Issue 5, May -2015 e-issn(o): 2348-4470 p-issn(p): 2348-6406 Simulation and

More information

Photo Voltaic Systems Power Optimization under Cascaded Inverter Environment

Photo Voltaic Systems Power Optimization under Cascaded Inverter Environment Photo Voltaic Systems Power Optimization under Cascaded Inverter Environment Mr.Guruprasad G PG Scholar (M.Tech), Department of Electrical and Electronics Engineering, Ballari Institute of Technology and

More information

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor

Series Parallel Switched Multilevel DC Link Inverter Fed Induction Motor Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 4, Number 4 (2014), pp. 327-332 Research India Publications http://www.ripublication.com/aeee.htm Series Parallel Switched Multilevel

More information

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques Ashwini Kadam 1,A.N.Shaikh 2 1 Student, Department of Electronics Engineering, BAMUniversity,akadam572@gmail.com,9960158714

More information

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications I J C T A, 9(15), 2016, pp. 6983-6992 International Science Press A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications M. Arun Noyal Doss*, K. Harsha**, K. Mohanraj*

More information

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 58 CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 4.1 INTRODUCTION Conventional voltage source inverter requires high switching frequency PWM technique to obtain a quality output

More information