Maxim > Design Support > Technical Documents > Application Notes > Digital Potentiometers > APP 3408

Size: px
Start display at page:

Download "Maxim > Design Support > Technical Documents > Application Notes > Digital Potentiometers > APP 3408"

Transcription

1 Maxim > Design Support > Technical Documents > Application Notes > Digital Potentiometers > APP 3408 Keywords: internal calibration, ADC, A/D, gain, offset, temperature compensated, digital resistor, analog monitors, EEPROM, SFF-8472 APPLICATION NOTE 3408 DS1856 Internal Calibration and Right Shifting (Scalable Dynamic Ranging) Dec 21, 2004 Abstract: This application note explains the internal calibration procedure for the DS1856, and how using this function can be beneficial to the application. The application note also provides procedures for determining and implementing the internal calibration and right-shifting features of the DS1856. Introduction The DS1856 uses internal calibration and right shifting (Scalable Dynamic Ranging) to enhance the builtin 12-bit ADC. This gives the DS1856 the precision and accuracy of a 16-bit ADC without added size and cost. Plus, the device's programmable gain and offset functions can reduce, or even eliminate the need for external signal-conditioning circuitry. Once calibrated, these functions convert the analog input signal to a digital value without requiring any action from the user. The DS1856 functions similar to the DS1859, but has a memory map compatible with the DS1852 memory structure. The DS1856's internal calibration procedure is also quite similar to that for the DS1859. (For examples of the DS1859 internal calibration, refer to Application Note 2858.) However, the DS1856 has different Table assignments, as well as a slightly different equation for calculating the offset register values. This application note explains the internal calibration procedure for the DS1856, and how using this function can benefit the application. This note also provides procedures for determining and implementing the internal calibration and right-shifting features of the DS1856. A Note about Password Access The settings for the Scale and Offset values for the three MON inputs are located in Table 03 of the DS1856. To read or write to these values, level-2 password access (PW2) is required. This access is granted if the password for PW2 level entry is entered into the password entry bytes (PWE located in addresses 7Bh-7Eh) using one, 4-byte WRITE command. DS1856 Analog Monitor Inputs Like the DS1859, the DS1856 has three analog inputs. These inputs, MON1, MON2, and MON3, can be used to monitor such signals as Tx Power, Rx Power, and Tx Bias. The block diagram in Figure 1 shows the structure of the MON inputs. Page 1 of 10

2 Figure 1. DS1856 MON input block diagram. The input block of the MON pin is composed of an analog and digital portion. In the analog portion, a single-ended voltage is connected to the MON pin. This voltage is then sent to the Scale block, which is capable of attenuating or applying a gain to the input voltage. Setting the Scale value allows a desired LSB, or full-scale voltage, to be set. The full-scale voltage is the voltage that produces a value of FFF8h in the corresponding MON register. By setting the Scale's value for each MON input's Scale value, the gain of those signals can be controlled to make the best use of the ADC. The 12-bit ADC follows the Scale block. The conversions from the ADC are digital outputs that are left justified. Each output is a 16-bit value with the three LSBs internally masked to 0.This allows the ADC to output values from 0000h to FFF8h. The ADC's digital output is then further adjusted by the programmable Offset value. Positive or negative offsets can be applied to the ADC output by digital addition or subtraction. These adjustments are still clamped at values of 0000h and FFF8h. The last adjustment to this signal is made by using right shifting. The Right-Shifting register stores a 3- bit value used to shift each MON value from 0 to 7 spaces to the right. This makes better use of the ADC range and increases the accuracy of the readings. Right shifting is the last function performed on the MON signal before the digital value is sent to the MON register. Once the digital value of the MON signal is determined, internal warning and alarm limits compare their values to the digital MON value. Warning and alarm flags are set/reset accordingly. Factory Calibrated DS1856 Each DS1856 is calibrated at the factory to produce FFF8h in the MON registers when 2.5V is applied to the corresponding MON input pin. The Offset registers for each MON input are set to zero so that when 0V is applied to a MON pin, the digital output 0000h will be read for that MON input. The default value of the Right-Shifting register is 0, thus no right shifting will occur. Given this factory trim, the DS1856 will produce one of 4096 digital values for MON input voltages in the range of 0 to 2.5V. This is a resolution of 610µV (2.5V/4096) for the 12-bit conversion. However, not all applications will use this range and may only apply a maximum voltage of 0.5V. In those instances, only 820 possible digital values will be produced, leaving 3276 values that will never be used. While the Page 2 of 10

3 resolution is still 610µV, the 12-bit converter is not used efficiently. To make better use of the 12-bit converter, the DS1856 MON value must be recalibrated to a full-scale voltage of 0.5V. To do this, right shifting must be used in addition to adjusting the scale and offset values as described in the following section. How to Use the DS1856 Internal Calibration and Right Shifting The best use of internal calibration and right shifting is when the MON input signal is small (smaller than 2.5V) and not using much of the default ADC range. By adding a gain to the analog signal and then dividing that signal down in the digital domain, the desired LSB is maintained and more of the ADC range is used. With this method, both precision and accuracy are improved by a factor of two for every right shift (up to a maximum of 4 shifts). After four right shifts, the digital output begins to lose precision, but the accuracy continues to improve. Figure 2 is an excellent example of how to make good use of internal calibration and right shifting. The first plot, A, shows the example signal to be monitored. The maximum voltage applied to the MON input is 0.5V. Plot B shows the factory-calibrated transfer function, and plot C shows the transfer function using two right shifts and a full-scale voltage set to 0.625V (2.5V/4). With a full-scale voltage of 0.625V, more of the digital codes will be used compared to using a full-scale voltage of 2.5V. The resulting conversions will be four times larger than the 2.5V full-scale voltage. However, by using the right shifting function, those conversions are divided back down by a factor of four (two right shifts). Figure 2. Right-shifting comparison. (click for larger image) As all three plots in Figure 2 show, the same y-axis can be used as a point of comparison. The horizontal line drawn through all three plots represents the maximum-input voltage level to be applied to this pin. By comparing plots B and C, the benefit of right shifting can be seen. Plot B shows how much of the digital output range is wasted by not using internal calibration and right shifting. Plot C shows how internal calibration and right shifting can be used to regain that lost range and increase signal accuracy. Determining the Number of Possible Right Shifts Two factors determine the number of right shifts that can be used. One factor is a function of the fullscale voltage. The other factor is the percentage of digital codes used. If the maximum voltage and fullscale voltage of the MON signal are known, then the digital output values can be calculated. Otherwise, a trial-and-error method will be necessary to determine the ideal number of right shifts. The following steps detail the trial-and-error method. 1. Set the right shift bits to Internally calibrate the part to yield the desired LSB, which will determine the initial full-scale voltage. 3. Apply the minimum and maximum input signal, then read the corresponding digital outputs to determine the digital code range used. 4. Determine what percentage of the ADC range is used. If the digital readings are between FFF8h and 7FF8h, then right shifting should not be used, and the number of right shifts should be set to 0. If the digital readings are between 7FF8h and 3FF8h, then one right shift can be used. If the digital Page 3 of 10

4 readings are between 3FF8h and 1FF8h, then two right shifts can be used, etc. Refer to Table 9 in the DS1856 data sheet for the remaining ranges. 5. If right shifting is used to make more efficient use of the ADC range, then the gain must be calibrated so that the desired LSB (full-scale voltage) is maintained. The adjusted gain (scale value) is calculated by using the formula: new full-scale voltage = initial full-scale voltage/2# of right shifts. If, for example, the internal calibration from step 2 above resulted in a full-scale voltage of 2.0V (to obtain the desired LSB), and digital readings were greater than 1FF8h but never exceeded 3FF8h, two right shifts would be used. The new full-scale voltage for this example is 2.0V/22 = 0.5V. 6. With the right shift value set to 0, calibrate the MON channel to the new full-scale voltage. 7. Set the right shift bits to their new value. Once the evaluation determines the ideal number of right shifts and the full-scale voltage for a particular application, only steps 1, 6, and 7 are needed for production calibration. DS1856 Internal Calibration and Right-Shifting Registers The DS1856 registers that hold the calibration settings (Scale, Offset, and Right Shifting) as well as the digital readings for each of the analog inputs are summarized in Table 1. Addresses are shown for each of the MON channels as well as VCC. (VCC is included in the table for completeness, although it will not be discussed in this application note.) The locations of the digital conversions are included to show their relative placement. Notice that the Scale, Offset, and Right-Shifting registers are located in memory Table 03h in the DS1856. Table 03h is selected by writing 03h into the Table Select byte, 7Fh. As the digital conversions are in the lower bank of memory (0 to7fh), they are independent of the Table Select byte value. Table 1. DS1856 Internal Calibration and Right-Shifting Registers VCC MON1 MON2 MON3 Scale Cal 92h to 93h 94h to 95h 96h to 97h 98h to 99h Offset Cal A2h to A3h A4h to A5h A6h to A7h A8h to A9h Right Shifts N/A 8Eh (b6-b4) 8Eh (b2-b0) 8Fh (b6-b4) Readings 62h to 63h 64h to 65h 66h to 67h 68h to 69h Table 03h Scale Cal Register The Scale Cal register is a two-byte value that determines the gain or attenuation for the corresponding MON input. This gives the user the ability to calibrate the full-scale voltage to any desired value between ~500mV and V. The Scale Cal register must be calibrated to apply the desired gain or attenuation to the signal on the MON pin. This calibration procedure is provided in the DS1856 data sheet in the "Internal Calibration" section. More information is provided later in this application note in the "How to Calibrate Internally" section. It is important to note when calibrating the DS1856 that the values of both the Offset and the Right- Shifting registers must be known. Otherwise, if those values are some non-zero value and the value stored in the Scale Cal register does not consider those Offset and Right Shifting values, the device will not be properly calibrated. Offset Cal Register The DS1856's offset is a digital addition to, or subtraction from the converted values generated by the ADC. The two-byte Offset Cal value is programmed after the scale (gain) of the DS1856 has been Page 4 of 10

5 calibrated. This process uses the Offset Cal value to "null" out any offset or to provide a shift in the digital output's range for each of the monitored inputs. The internal offset-calibration pseudo code in the DS1856 data sheet's "Internal Calibration" section shows how to determine the Offset Cal in order to null out the offset. The following section here provides additional information, as well as examples of positive and negative offset. First, Offset Cal is calculated by determining how many counts should be added to, or subtracted from the digital conversions produced by the ADC. This is typically done by applying the null input (such as laser off) and then reading the conversion with the Offset Cal register set to 0000h. The digital value read from the MON register would be the value to be subtracted from all the conversions, and is referred to here as count.' The value that needs to be written into the Offset Cal register is then determined by inserting the desired count into the equation provided in the DS1856 data sheet and repeated below: Offset Cal Register = [count/4] The following examples show the different ways Offset Cal can be applied to the digital results of the ADC. Example 1: If you apply 0V to the MON input and see a count of 200 (C8h), you can use the offset register to subtract 200 (C8h) from the A/D conversions to null it out. Then, use the formula given above to determine the value to write to the Offset Cal register: Offset Cal Register = [00C8h/4] = 0032h Therefore, the value 0032h is the value to be written to the Offset Cal register. In this case, a subtraction is being performed, so the full-scale count (FFF8h) will also decrease by C8h, giving a new full-scale count of FF30h. Example 2: In this example, we shift the entire range up by 200 counts. The result is the following equation: Offset Cal Register = [-00C8h/4] = FFCEh The value FFCEh would be written to the Offset Cal register. To calculate the new full-scale count you would attempt to add C8h to FFF8h. However FFF8h is the maximum possible reading, so the full-scale count would remain FFF8h. Example 3: Calculate the Offset Cal value for zero offset. Offset Cal Register = [0000h/4] = 0000h This is also the factory default for the Offset Cal register. Right-Shifting Registers The Right-Shifting Registers (Table 03h, bytes 8Eh-8Fh) are much easier to understand than the Scale and Offset registers. As MON1 through MON3 are capable of performing up to seven right shifts, three bits are required for each MON input. The settings for MON1 and MON2 are located in Table 03h, byte 8Eh. The setting for MON3 is located in Table 03h, 8Fh. For the location of the right-shifting bits, refer to the memory map in the DS1856 data sheet. The factory default of these EEPROM registers are 00h, Page 5 of 10

6 which means the DS1856 devices leave the factory with no right shifting enabled. To further illustrate the result of right shifting, Figure 3 shows several examples of how right shifting can affect the MON values. Figure 3. MON register right-shifting examples. How to Calibrate Internally While there are several ways internal calibration can be performed, this application note focuses on the binary-search approach described in the DS1856 data sheet. The outputs of the pseudo-code algorithm are scale (gain) and offset register values, which yield the desired transfer function (the desired LSB). To use the pseudo-code algorithm, the laser must be set to two different intensities. One setting is a minimum intensity setting and the other is 90% of the maximum intensity. The ability to switch back and forth between the two settings must be available. For non-optical applications, two different voltages must be applied to the MON inputs. The algorithm provided in the data sheet uses 90% of the maximum possible input voltage so that the upper limit is less likely to clamp. When using a percentage of the desired full scale as the maximum value, however, it is important to calculate the corresponding percentage of the digital values as well. The algorithm begins by setting both the Offset and Right-Shifting registers to 0000h. Next, the binary search for the scale (gain) value is initiated by setting the Scale Cal register to half scale, 8000h. The gain is then tested by applying the 90% maximum input to the MON channel being calibrated, and then reading the corresponding digital conversion. This value is then called Meas2. Meas2 is checked to see if it is clamped at FFF8h. If the reading is clamped, one cannot conclude whether the conversion is actually FFF8h or if it is greater than that, but just clamped to FFF8h. Because the result is too high, the next step in the binary search is to cut the gain value in half; the 90% maximum input is again applied to check for clamping. The process repeats until a non-clamping gain value is found. Page 6 of 10

7 As soon as a non-clamping Meas2 is found, the algorithm continues by forcing the null input and reading its digital conversion value. This value becomes Meas1. The values CNT1 (null/lsb) and CNT2 (90% of full-scale value/lsb) are the calculated desired-conversion output values. The delta between Meas2 and Meas1 is calculated and compared to the desired delta (CNT2 - CNT1) using the constants calculated at the beginning of the algorithm. If Meas2 - Meas1 is less than CNT2 - CNT1, then the gain is again cut in half. However, if Meas2 - Meas1 is greater than CNT2 - CNT1, then the gain is increased by cutting the gain in half and adding it to the current gain value. The process repeats until a total of 16 iterations are performed. The resultant is a 16-bit value that yields the desired gain (and desired LSB). There is an alternate way of visualizing the gain calibration procedure. Beginning with the MSB (b15) of the 16-bit Scale Cal register, set the bit to a 1 (all other bits are initially set to 0). With the MSB = 1, the process of applying the analog input and reading the digital output is performed. If the digital output is clamped, then the gain is too high and the MSB is written back to a 0. Otherwise, the MSB remains a 1.The MSB is now known. Next, with b15 set to what was already determined, set b14 to 1 and leave b13 through b0 set to 0. Go through the process again to determine if the gain is still too high. If so, then b14 becomes a 0. Otherwise, it becomes a 1. The procedure continues until all 16 bits are determined. The result is again a 16-bit value which yields the desired gain. Once the desired gain is determined, a new offset can be calibrated or it can be left at 0000h (no offset). The calibration method depends on how the offset feature is to be used. The explanation accompanying the algorithm in the data sheet assumes that the user wants to apply a negative offset to null out the digital readings, so that a null input on the MON pin will produce all zeros on the digital output. This is achieved by applying the null input on the calibrated MON input and reading the conversion. For example, if the null input produces a digital output of 20h, then the offset can be programmed so that 20h will be digitally subtracted from every conversion. In this example, 20h is substituted into the offset formula and the result is then programmed into the Offset Cal register for the desired MON channel. Internal Calibration And Right-Shifting Example Another example presented here demonstrates the concepts presented in this application note. In this example, MON3 is used to monitor RxPower. When the minimum input of -40dBm is applied, a voltage of 10mV is presented to the MON3 pin of the DS1856. The desired digital output for this input is 0000h. When a 0dBm signal is applied, 300mV is present on MON3. The desired digital output in this case is 2710h and was chosen to satisfy the LSB dictated by SFF (The LSB for RxPower is 0.1µW.) The next step is to determine the ideal number of right shifts. As the range of the desired digital output is 0000h to 2710h, Table 9 of the DS1856 data sheet can be used to select the ideal number of right shifts, which is 2 in this case. To achieve a final digital output of 2710h after the two right shifts, we must set the Scale Cal value so that a 300mV input results in a conversion of 9C40h (2710h times 22) before the right shifts occur. Therefore, internal calibration will be used to calculate the gain so that the ADC will produce a conversion to 9C40h for an input of 300mV. Once the internal calibration and programming of the offset are complete, two right shifts will be enabled. Our example is summarized in Table 2. Table 2. Internal Calibration And Right-Shifting Example Customer Signal Rx Power (dbm) Voltage Applied to MON3 Pin (mv) Digital Outputs During Cal (0 right shifts) h 0000h h 100 0C1Fh Final Digital Output (Two Right Shifts) Page 7 of 10

8 150 12DBh h h C40h 2710h Once the relationship between input and output is determined (shown in Table 2), the internal calibration routine provided in the DS1856 data sheet is used to internally calibrate the device. The routine begins by performing some preliminary calculations, as shown below. Notice that the 90% shown in the data sheet routine is not used here because the second calibration point (300mV = 9C40h) is already less than 90% of the full-scale value. Consequently, the internal calibration routine used in this example has all references to the 90% removed. Given Table 2, the following calculations are made: LSB = (0.300V V)/(9C40h h) = 0.290V/40,000 = 7.25µV Full-Scale Voltage = FS = LSB x = 7.25µV x = V CNT1 = 0.010/LSB = => 1379 (dec) CNT2 = 0.300/LSB = => (dec) CNT1 and CNT2 are the expected (desired) digital outputs when the two calibration points are applied. The internal calibration routine will result in a slope as close as possible to the slope determined by these two values. The iterative portion of the routine goes through 16 cycles of programming a slope in a binary search fashion, and then compares to see if it is equivalent to the desired slope. For this example, a DS1856 was calibrated using the internal calibration procedure and the inputs and outputs of all 16 iterations are shown in Table 3. The first column of Table 3, Iteration, is equivalent to n in the routine. The column gain_result is the value programmed into the Scale Cal register (device Table 03h, bytes 98-99h) for every iteration. Columns Meas2 and Meas1 are the digital values read from the device with 300mV and 10mV applied to the input, respectively. Finally, for iterations in which Meas2 did not clamp, Meas2 - Meas1 is compared to CNT2 -CNT1. If Meas2 - Meas1 is greater than CNT2 - CNT1, then the gain_result is too large. The Scale Cal bit corresponding to that iteration becomes a zero, which in turn determines the gain_result of the successive iteration. Once all 16 iterations are complete, the Scale Cal value is known. The device used in this example resulted in a Scale Cal value of 5038h. Table 3. Internal Calibration Values Iteration gain_result Meas2 Meas1 Meas2 Meas1 Meas2-Meas1 CNT2-CNT1 bit result Scale Cal (dec) (hex) (hex) (dec) (dec) (dec) (bin) (hex) FD S2A C A B0BS A938 05A A A Page 8 of 10

9 A A1A A A A C A1A A A1A A1A With the device programmed to its new Scale Cal value, the Offset Cal is determined by forcing 10mV (the voltage at which we want to read 0000h) and reading the digital result. The device used in this example produced a value of 0558h with 10mV applied. Using the offset formula, the Offset Cal is calculated as: MON3 Offset Cal = [0558h/4] = 0156h The value 0156h is written to the MON3 Offset Cal register bytes. The new clamp value can be calculated as follows: New clamp value (pre-right shift) = FFF8h h = FAA0h With the internal calibration complete, the two right shifts are enabled by writing 20h to Table 03h, location 8Fh. Conclusion The internal calibration and right-shifting features of the DS1856 provide the utmost flexibility and make the DS1856 suitable for a wide variety of applications. This application note provides additional information not found in the DS1856 data sheet, specifically why internal calibration and right shifting are beneficial as well as how to implement them. An example was also provided to tie the concepts together. Questions/comments/suggestions concerning this application note can be sent to: MixedSignal.Apps@dalsemi.com. Related Parts DS1856 Dual, Temperature-Controlled Resistors with Internally Calibrated Monitors and Password Protection Free Samples More Information For Technical Support: For Samples: Other Questions and Comments: Application Note 3408: APPLICATION NOTE 3408, AN3408, AN 3408, APP3408, Appnote3408, Appnote 3408 Page 9 of 10

10 Copyright by Maxim Integrated Products Additional Legal Notices: Page 10 of 10

DS1856 Dual, Temperature-Controlled Resistors with Internally Calibrated Monitors and Password Protection

DS1856 Dual, Temperature-Controlled Resistors with Internally Calibrated Monitors and Password Protection EVALUATION KIT AVAILABLE DS1856 General Description The DS1856 dual, temperature-controlled, nonvolatile (NV) variable resistors with three monitors consists of two 256-position, linear, variable resistors;

More information

OP5340-1/OP USER GUIDE

OP5340-1/OP USER GUIDE OP5340-1/OP5340-2 USER GUIDE Analog to Digital Converter Module www.opal-rt.com Published by OPAL-RT Technologies, Inc. 1751 Richardson, suite 2525 Montréal (Québec) Canada H3K 1G6 www.opal-rt.com 2014

More information

Technical Brief FAQ (FREQUENCLY ASKED QUESTIONS) For further information, please contact Crystal Semiconductor at (512) or 1 (800)

Technical Brief FAQ (FREQUENCLY ASKED QUESTIONS) For further information, please contact Crystal Semiconductor at (512) or 1 (800) Technical Brief FAQ (FREQUENCLY ASKED QUESTIONS) 1) Do you have a four channel part? Not at this time, but we have plans to do a multichannel product Q4 97. We also have 4 digital output lines which can

More information

DS1621. Digital Thermometer and Thermostat FEATURES PIN ASSIGNMENT

DS1621. Digital Thermometer and Thermostat FEATURES PIN ASSIGNMENT DS1621 Digital Thermometer and Thermostat FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is 67 F to

More information

F4 08DA 2 8-Channel Analog Voltage Output

F4 08DA 2 8-Channel Analog Voltage Output 8-Channel Analog Voltage In This Chapter.... Module Specifications Setting the Module Jumper Connecting the Field Wiring Module Operation Writing the Control Program 92 8-Ch. Analog Voltage Module Specifications

More information

BusWorks 900EN Series Modbus TCP/IP 10/100M Industrial Ethernet I/O Modules

BusWorks 900EN Series Modbus TCP/IP 10/100M Industrial Ethernet I/O Modules BusWorks 900EN Series Modbus TCP/IP 10/100M Industrial Ethernet I/O Modules Six Differential Current Inputs Six Differential Voltage Inputs USER S MANUAL ACROMAG INCORPORATED Tel: (248) 295-0880 30765

More information

T1 and E1 Transmit Waveform: Programmable Sections

T1 and E1 Transmit Waveform: Programmable Sections Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 4325 Keywords: T1, E1, template, pulse, pulse control, wave shape, waveform, transmit, LIU, line interface

More information

F4-04DA-1 4-Channel Analog Current Output

F4-04DA-1 4-Channel Analog Current Output F4-4DA- 4-Channel Analog Current 32 Analog Current Module Specifications The Analog Current Module provides several features and benefits. ANALOG PUT 4-Ch. Analog It is a direct replacement for the popular

More information

Burst-Mode PON Controller With Integrated Monitoring DS1863. Features

Burst-Mode PON Controller With Integrated Monitoring DS1863. Features 19-4883; Rev 2; 8/09 Burst-Mode PON Controller General Description The controls and monitors all the burst-mode transmitter and video receiver biasing functions for a passive optical network (PON) transceiver.

More information

Single Fiber 1.25Gbps Bi-directional Optical Transceiver SFP with Digital Diagnostics

Single Fiber 1.25Gbps Bi-directional Optical Transceiver SFP with Digital Diagnostics SFP with Digital Diagnostics Features Compliant with SFP MSA and SFF-8472(Rev 9.3) Compliant with IEEE 82.3z Gigabit Ethernet 1BASE-LX specification SFF-8472 Digital Diagnostic Monitoring Interface with

More information

Multimode 155Mbps Optical Transceiver SFP with Digital Diagnostic

Multimode 155Mbps Optical Transceiver SFP with Digital Diagnostic P P P PBoB 9 P PBINB 83 5 Multimode 155Mbps Optical Transceiver Features Compliant with SFP MSA and SFF8472(Rev 9.3) SFF8472 Digital Diagnostic Monitoring Interface with real time monitors Transmitter

More information

Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System

Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System Maxim > Design Support > Technical Documents > User Guides > APP 3910 Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System USER GUIDE 3910 User's

More information

DS4000 Digitally Controlled TCXO

DS4000 Digitally Controlled TCXO DS4000 Digitally Controlled TCXO www.maxim-ic.com GENERAL DESCRIPTION The DS4000 digitally controlled temperature-compensated crystal oscillator (DC-TCXO) features a digital temperature sensor, one fixed-frequency

More information

DS1720. Econo Digital Thermometer and Thermostat PRELIMINARY FEATURES PIN ASSIGNMENT

DS1720. Econo Digital Thermometer and Thermostat PRELIMINARY FEATURES PIN ASSIGNMENT PRELIMINARY DS1720 Econo Digital Thermometer and Thermostat FEATURES Requires no external components Supply voltage range covers from 2.7V to 5.5V Measures temperatures from 55 C to +125 C in 0.5 C increments.

More information

PON Triplexer Control and Monitoring Circuit DS1865. Features

PON Triplexer Control and Monitoring Circuit DS1865. Features 19-5044; Rev 1; 11/09 PON Triplexer Control and General Description The controls and monitors all the burst-mode transmitter and video receiver biasing functions for a passive optical network (PON) triplexer.

More information

F4 16DA 2 16-Channel Analog Voltage Output

F4 16DA 2 16-Channel Analog Voltage Output F46DA2 6-Channel Analog Voltage In This Chapter.... Module Specifications Setting Module Jumpers Connecting the Field Wiring Module Operation Writing the Control Program 22 F46DA2 6-Ch. Analog Voltage

More information

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter

More information

Singlemode 155Mbps Optical Transceiver SFP with Digital Diagnostic

Singlemode 155Mbps Optical Transceiver SFP with Digital Diagnostic Features Compliant SFP MSA and SFF-8472(Rev 9.3) Compliant with GR-253-CORE SONET OC-3 and ITU-T G.957 SDH STM-1 specifications SFF-8472 Digital Diagnostic Monitoring Interface with real time monitors

More information

Introduction. APPLICATION NOTE 3981 HFTA-15.0 Thermistor Networks and Genetics. By: Craig K. Lyon, Strategic Applications Engineer

Introduction. APPLICATION NOTE 3981 HFTA-15.0 Thermistor Networks and Genetics. By: Craig K. Lyon, Strategic Applications Engineer Maxim > App Notes > FIBER-OPTIC CIRCUITS Keywords: thermistor networks, resistor, temperature compensation, Genetic Algorithm May 13, 2008 APPLICATION NOTE 3981 HFTA-15.0 Thermistor Networks and Genetics

More information

Different Digital Method

Different Digital Method Maxim > App Notes > DIGITAL POTENTIOMETERS Keywords: Digital Adjustment of DC-DC Converter Output Voltage in Portable Applications Oct 02, 2001 APPLICATION NOTE 818 Digital Adjustment of DC-DC Converter

More information

APPLICATION NOTE 695 New ICs Revolutionize The Sensor Interface

APPLICATION NOTE 695 New ICs Revolutionize The Sensor Interface Maxim > Design Support > Technical Documents > Application Notes > Sensors > APP 695 Keywords: high performance, low cost, signal conditioner, signal conditioning, precision sensor, signal conditioner,

More information

Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748

Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748 Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748 Keywords: ADC, INL, DNL, root-sum-square, DC performance, static performance, AC performance,

More information

DS1720 ECON-Digital Thermometer and Thermostat

DS1720 ECON-Digital Thermometer and Thermostat www.maxim-ic.com FEATURES Requires no external components Supply voltage range covers from 2.7V to 5.5V Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is 67 F to +257

More information

Two-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC

Two-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC 19-4744; Rev 1; 7/9 Two-/Four-Channel, I 2 C, 7-Bit Sink/Source General Description The DS4422 and DS4424 contain two or four I 2 C programmable current DACs that are each capable of sinking and sourcing

More information

Digital Potentiometers Selection Guides Don t Tell the Whole Story

Digital Potentiometers Selection Guides Don t Tell the Whole Story Digital Potentiometers Page - 1 - of 10 Digital Potentiometers Selection Guides Don t Tell the Whole Story by Herman Neufeld, Business Manager, Europe Maxim Integrated Products Inc., Munich, Germany Since

More information

Tel: Fax:

Tel: Fax: B Tel: 78.39.4700 Fax: 78.46.33 SPECIFICATIONS (T A = +5 C, V+ = +5 V, V = V or 5 V, all voltages measured with respect to digital common, unless otherwise noted) AD57J AD57K AD57S Model Min Typ Max Min

More information

DS Wire Digital Potentiometer

DS Wire Digital Potentiometer Preliminary 1-Wire Digital Potentiometer www.dalsemi.com FEATURES Single element 256-position linear taper potentiometer Supports potentiometer terminal working voltages up to 11V Potentiometer terminal

More information

This Errata Sheet contains corrections or changes made after the publication of this manual.

This Errata Sheet contains corrections or changes made after the publication of this manual. Errata Sheet This Errata Sheet contains corrections or changes made after the publication of this manual. Product Family: DL35 Manual Number D3-ANLG-M Revision and Date 3rd Edition, February 23 Date: September

More information

ROTRONIC HygroClip Digital Input / Output

ROTRONIC HygroClip Digital Input / Output ROTRONIC HygroClip Digital Input / Output OEM customers that use the HygroClip have the choice of using either the analog humidity and temperature output signals or the digital signal input / output (DIO).

More information

2-, 4-, or 8-Channel, 16/24-Bit Buffered Σ Multi-Range ADC

2-, 4-, or 8-Channel, 16/24-Bit Buffered Σ Multi-Range ADC 2-, 4-, or 8-Channel, 16/24-Bit Buffered Σ Multi-Range ADC The following information is based on the technical data sheet: CS5521/23 DS317PP2 MAR 99 CS5522/24/28 DS265PP3 MAR 99 Please contact Cirrus Logic

More information

Temperature Monitoring and Fan Control with Platform Manager 2

Temperature Monitoring and Fan Control with Platform Manager 2 August 2013 Introduction Technical Note TN1278 The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is an integrated solution combining

More information

Two-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC

Two-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC General Description The DS4422 and DS4424 contain two or four I2C programmable current DACs that are each capable of sinking and sourcing current up to 2μA. Each DAC output has 127 sink and 127 source

More information

C Mono Camera Module with UART Interface. User Manual

C Mono Camera Module with UART Interface. User Manual C328-7221 Mono Camera Module with UART Interface User Manual Release Note: 1. 16 Mar, 2009 official released v1.0 C328-7221 Mono Camera Module 1 V1.0 General Description The C328-7221 is VGA camera module

More information

Embedded Test System. Design and Implementation of Digital to Analog Converter. TEAM BIG HERO 3 John Sopczynski Karim Shik-Khahil Yanzhe Zhao

Embedded Test System. Design and Implementation of Digital to Analog Converter. TEAM BIG HERO 3 John Sopczynski Karim Shik-Khahil Yanzhe Zhao Embedded Test System Design and Implementation of Digital to Analog Converter TEAM BIG HERO 3 John Sopczynski Karim Shik-Khahil Yanzhe Zhao EE 300W Section 1 Spring 2015 Big Hero 3 DAC 2 INTRODUCTION (KS)

More information

4 x 10 bit Free Run A/D 4 x Hi Comparator 4 x Low Comparator IRQ on Compare MX839. C-BUS Interface & Control Logic

4 x 10 bit Free Run A/D 4 x Hi Comparator 4 x Low Comparator IRQ on Compare MX839. C-BUS Interface & Control Logic DATA BULLETIN MX839 Digitally Controlled Analog I/O Processor PRELIMINARY INFORMATION Features x 4 input intelligent 10 bit A/D monitoring subsystem 4 High and 4 Low Comparators External IRQ Generator

More information

Single-channel power supply monitor with remote temperature sense, Part 1

Single-channel power supply monitor with remote temperature sense, Part 1 Single-channel power supply monitor with remote temperature sense, Part 1 Nathan Enger, Senior Applications Engineer, Linear Technology Corporation - June 03, 2016 Introduction Many applications with a

More information

Singlemode 622Mbps Optical Transceiver SFP with Digital Diagnostic

Singlemode 622Mbps Optical Transceiver SFP with Digital Diagnostic SMSR SMSR ER Δλ Δλ Δλ 12 5 3 Singlemode 622Mbps Optical Transceiver SF with Digital Diagnostic Features Compliant with SF MSA and SFF8472(Rev 9.3) Compliant with GR253CORE SONET OC12 and ITUT G.957 SDH

More information

F3 16AD 16-Channel Analog Input

F3 16AD 16-Channel Analog Input F3 6AD 6-Channel Analog Input 5 2 F3 6AD 6-Channel Analog Input Module Specifications The following table provides the specifications for the F3 6AD Analog Input Module from FACTS Engineering. Review these

More information

This document aims at explaining the interpolation and the calibration procedure of the EV12AS350.

This document aims at explaining the interpolation and the calibration procedure of the EV12AS350. EV12AS350 June 2017 Document aim and comment This document aims at explaining the interpolation and the calibration procedure of the EV12AS350. The information contained in this document should be used

More information

Temperature Monitoring and Fan Control with Platform Manager 2

Temperature Monitoring and Fan Control with Platform Manager 2 Temperature Monitoring and Fan Control September 2018 Technical Note FPGA-TN-02080 Introduction Platform Manager 2 devices are fast-reacting, programmable logic based hardware management controllers. Platform

More information

Stitching MetroPro Application

Stitching MetroPro Application OMP-0375F Stitching MetroPro Application Stitch.app This booklet is a quick reference; it assumes that you are familiar with MetroPro and the instrument. Information on MetroPro is provided in Getting

More information

F4-04ADS 4-Channel Isolated Analog Input

F4-04ADS 4-Channel Isolated Analog Input F4-4ADS 4-hannel Isolated Analog 4 F4-4ADS 4-hannel Isolated Analog Module Specifications The F4-4ADS 4-hannel Isolated Analog module provides several features and benefits. It accepts four differential

More information

PTB38J0-6538E-SC/PC. GPON Class B+ SFP OLT Transceiver with Digital RSSI

PTB38J0-6538E-SC/PC. GPON Class B+ SFP OLT Transceiver with Digital RSSI www.neophotonics.com VERA/ 040410 PTB38J0-6538E-SC/PC GPON Class B+ SFP OLT Transceiver with Digital RSSI 1 Features 1.1 Single Fiber Transceiver with single mode SC receptacle 1490nm continuous-mode 2.488Gb/s

More information

MEDIUM SPEED ANALOG-DIGITAL CONVERTERS

MEDIUM SPEED ANALOG-DIGITAL CONVERTERS CMOS Analog IC Design Page 10.7-1 10.7 - MEDIUM SPEED ANALOG-DIGITAL CONVERTERS INTRODUCTION Successive Approximation Algorithm: 1.) Start with the MSB bit and work toward the LSB bit. 2.) Guess the MSB

More information

SDIC XX 5075 SD5075. Two Wires Communication Digital Temperature Sensor. Features. Description. Applications. Ordering Information

SDIC XX 5075 SD5075. Two Wires Communication Digital Temperature Sensor. Features. Description. Applications. Ordering Information Two Wires Communication Digital Temperature Sensor Features 2 bits digital temperature readout, 0.0625 resolution ±0.8 maximum error at -40 ~+00 range ±.5 maximum error at -55 ~+25 range Two wires communication

More information

RoHS Compliant SFP Transceiver for ATM, SONET OC-3/SDH STM-1 with Digital Diagnostic Monitoring Function

RoHS Compliant SFP Transceiver for ATM, SONET OC-3/SDH STM-1 with Digital Diagnostic Monitoring Function RoHS Compliant SFP Transceiver for ATM, SONET OC-3/SDH STM-1 with Digital Diagnostic Monitoring Function FEATURES Compliant with SFP transceiver SFF-8472 MSA specification with internal calibration LCP-155B4JDR

More information

1 C Temperature Sensor with Beta Compensation

1 C Temperature Sensor with Beta Compensation EMC1403/EMC1404 1 C Temperature Sensor with Beta Compensation PRODUCT FEATURES General Description The EMC1403 and EMC1404 are high accuracy, low cost, System Management Bus (SMBus) temperature sensors.

More information

DWDM SFP 2.5G 120KM LC Duplex SLSD-25XX-120-D

DWDM SFP 2.5G 120KM LC Duplex SLSD-25XX-120-D DWDM SFP 2.5G 120KM LC Duplex SLSD-25XX-120-D Overview The DWDM SFP Transceiver exhibits excellent wavelength stability, supporting operation at 100 GHz channel, cost effective module. It is designed for

More information

A-D and D-A Converters

A-D and D-A Converters Chapter 5 A-D and D-A Converters (No mathematical derivations) 04 Hours 08 Marks When digital devices are to be interfaced with analog devices (or vice a versa), Digital to Analog converter and Analog

More information

Obtaining Flat Test Port Power with the Agilent 8360 s User Flatness Correction Feature. Product Note

Obtaining Flat Test Port Power with the Agilent 8360 s User Flatness Correction Feature. Product Note Obtaining Flat Test Port Power with the Agilent 8360 s User Flatness Correction Feature Product Note 8360-2 Introduction The 8360 series synthesized sweepers provide extremely flat power at your test port,

More information

Programming the HSP3824

Programming the HSP3824 Harris Semiconductor No. AN9616 August 1996 Harris Wireless Programming the HSP3824 Author: John Fakatselis Introduction TM This application note serves as a firmware designers manual for the PRISM HSP3824

More information

Features. Simplifed OLT reset timing nm DFB Tx with isolator nm APD Rx. Single 3.3 V supply. ITU-T G compliant

Features. Simplifed OLT reset timing nm DFB Tx with isolator nm APD Rx. Single 3.3 V supply. ITU-T G compliant Features Burst receive GPON OLT transceiver Small Form Factor Pluggable, Simple SC Connector Fast Signal Detect feature reduces ranging overhead Simplifed OLT reset timing 1490 nm DFB T with isolator 1310

More information

F3 08AD 1 8-Channel Analog Input

F3 08AD 1 8-Channel Analog Input F38AD 8-Channel Analog Input 42 F38AD Module Specifications The following table provides the specifications for the F38AD Analog Input Module from FACTS Engineering. Review these specifications to make

More information

40GBase LR4 QSFP+ Optical Transceivers WST-QSFP+LR4-C

40GBase LR4 QSFP+ Optical Transceivers WST-QSFP+LR4-C Data Sheet Features: 4 CWDM lanes Mux/Demux design Up to 11.1Gbps Data rate per wavelength Up to 10km transmission on SMF Electrically hot-pluggable Digital Diagnostics Monitoring Interface Compliant with

More information

1/12. SFP модули. Модели SFP-DWDM-GE-15xx.xx-28. Особенности: - 100Mbps Gbps - встроенная функция диагностики (DDMI)

1/12. SFP модули. Модели SFP-DWDM-GE-15xx.xx-28. Особенности: - 100Mbps Gbps - встроенная функция диагностики (DDMI) Особенности: - 100Mbps - 1.25Gbps - встроенная функция диагностики (DDMI) Область применения: - STM-1, STM-4 - Fast Ethernet, Gigabit Ethernet Channel refers to the following table: Channel Part NO. Frequency

More information

Product Information Using the SENT Communications Output Protocol with A1341 and A1343 Devices

Product Information Using the SENT Communications Output Protocol with A1341 and A1343 Devices Product Information Using the SENT Communications Output Protocol with A1341 and A1343 Devices By Nevenka Kozomora Allegro MicroSystems supports the Single-Edge Nibble Transmission (SENT) protocol in certain

More information

Application Manual RV-8803-C7

Application Manual RV-8803-C7 Application Manual Application Manual DTCXO Temp. Compensated Real-Time Clock Module with I 2 C-Bus Interface October 2017 1/73 Rev. 1.3 TABLE OF CONTENTS 1. OVERVIEW... 5 1.1. 1.2. 1.3. GENERAL DESCRIPTION...

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LM134/LM234/LM334 3-Terminal Adjustable Current Sources General Description

More information

Specifying A D and D A Converters

Specifying A D and D A Converters Specifying A D and D A Converters The specification or selection of analog-to-digital (A D) or digital-to-analog (D A) converters can be a chancey thing unless the specifications are understood by the

More information

EXPERIMENT 2.2 NON-LINEAR OP-AMP CIRCUITS

EXPERIMENT 2.2 NON-LINEAR OP-AMP CIRCUITS 2.16 EXPERIMENT 2.2 NONLINEAR OPAMP CIRCUITS 2.2.1 OBJECTIVE a. To study the operation of 741 opamp as comparator. b. To study the operation of active diode circuits (precisions circuits) using opamps,

More information

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942

More information

Dual 16-Bit DIGITAL-TO-ANALOG CONVERTER

Dual 16-Bit DIGITAL-TO-ANALOG CONVERTER Dual - DIGITAL-TO-ANALOG CONVERTER FEATURES COMPLETE DUAL V OUT DAC DOUBLE-BUFFERED INPUT REGISTER HIGH-SPEED DATA INPUT: Serial or Parallel HIGH ACCURACY: ±0.003% Linearity Error 14-BIT MONOTONICITY OVER

More information

Keywords: op amp filters, Sallen-Key filters, high pass filter, opamps, single op amp

Keywords: op amp filters, Sallen-Key filters, high pass filter, opamps, single op amp Maxim > Design Support > Technical Documents > Tutorials > Amplifier and Comparator Circuits > APP 738 Maxim > Design Support > Technical Documents > Tutorials > Audio Circuits > APP 738 Maxim > Design

More information

The "FISH" Quad Hand Sensor

The FISH Quad Hand Sensor The "FISH" Quad Hand Sensor Physics and Media Group MIT Media Laboratory 20 Ames Street E15-022 Cambridge, Mass 02139-4307 (617) 253-2383 phm@media.mit.edu ** U S E R S G U I D E ********* TABLE OF CONTENTS

More information

DWDM SFP Optical Transceiver

DWDM SFP Optical Transceiver DWDM SFP Optical Transceiver Features Wavelength selectable to C-band and L-band ITU-T grid wavelengths Suitable for use in 100GHz channel spacing DWDM systems DWDM SFP MSA Compliant Up to 2. 667Gb/s data

More information

155Mb/s Hot Pluggable, Duplex LC, +3.3V, 1310nm, FP-LD, Multi-Mode SFP Optical Transceiver with DDMI PSFP M-22F

155Mb/s Hot Pluggable, Duplex LC, +3.3V, 1310nm, FP-LD, Multi-Mode SFP Optical Transceiver with DDMI PSFP M-22F DATASHEET FEATURES: APPLICATIONS: Multi-Source Package with Duplex LC Connector Up to 155Mb/s Data Links Single +3.3V Power Supply Hot-Pluggable Compliant with Bellcore TA-NWT-000983 Compliant with Specifications

More information

Series Valve Temperature Controller. Instruction Sheet

Series Valve Temperature Controller. Instruction Sheet 2013/10/03 Series Valve Temperature Controller Instruction Sheet Thank you very much for choosing Delta DTV series valve temperature controller. Please read this instruction sheet before using your DTV

More information

Copper QSFP28 Cable. Part No. Data rate(per lane) Length AWG Passive/Active Temp

Copper QSFP28 Cable. Part No. Data rate(per lane) Length AWG Passive/Active Temp EOLQ-1HG-C-XX-30 Copper QSFP8 Cable QSFP Cable Assemblies, With 1 RX CDR, 0.4m/0.5m/1m/m/3m Reach RoHS6 Compliant Features Supports 103.15Gb/s, 111.8Gb/s and 11.Gb/s bit rates Lower Power Consumption for

More information

CMPS11 - Tilt Compensated Compass Module

CMPS11 - Tilt Compensated Compass Module CMPS11 - Tilt Compensated Compass Module Introduction The CMPS11 is our 3rd generation tilt compensated compass. Employing a 3-axis magnetometer, a 3-axis gyro and a 3-axis accelerometer. A Kalman filter

More information

This Errata Sheet contains corrections or changes made after the publication of this manual.

This Errata Sheet contains corrections or changes made after the publication of this manual. Errata Sheet This Errata Sheet contains corrections or changes made after the publication of this manual. Product Family: DL4 Date: September 12, 218 Manual Number D4-ANLG-M Revision and Date th Ed., Rev.

More information

AUTOMATION. Operator s Manual. IRU-2xx4/3xx4 Series. Rev. A2, 11/08 Doc

AUTOMATION. Operator s Manual. IRU-2xx4/3xx4 Series. Rev. A2, 11/08 Doc AUTOMATION P R O D U C T S G R O U P, I N C. Operator s Manual IRU-2xx4/3xx4 Series Rev. A2, 11/08 Doc. 9002673 Tel: 1/888/525-7300 Fax: 1/435/753-7490 www.apgsensors.com E-mail: sales@apgsensors.com IRU-2xx4/3xx4

More information

RS-232 Data Acquisition Module 232SPDA and 232SPDACL Document No. 232SPDA3798

RS-232 Data Acquisition Module 232SPDA and 232SPDACL Document No. 232SPDA3798 RS-232 Data Acquisition Module 232SPDA and 232SPDACL Document No. 232SPDA3798 This product Designed and Manufactured In Ottawa, Illinois USA of domestic and imported parts by B&B Electronics Mfg. Co. Inc.

More information

Applications High-speed Storage Area Networks Computer Cluster Cross-connect Custom High-speed Data Pipes

Applications High-speed Storage Area Networks Computer Cluster Cross-connect Custom High-speed Data Pipes Description General The transceiver form ATTEND is small form factor pluggable module for serial optical data communications such as IEEE 802.3ae 10GBASE-SR/SW. It is with the SFP+ 20-pin connector to

More information

APPLICATION NOTE 6206 SIMPLE, EFFECTIVE METHOD AND CIRCUIT TO MEASURE VERY-LOW 1/F VOLTAGE REFERENCE NOISE (< 1ΜV P-P, 0.

APPLICATION NOTE 6206 SIMPLE, EFFECTIVE METHOD AND CIRCUIT TO MEASURE VERY-LOW 1/F VOLTAGE REFERENCE NOISE (< 1ΜV P-P, 0. Keywords: 0.1 to 10 Hz noise of voltage reference, low frequency noise or flicker noise of voltage reference, ultra low noise measurement of voltage reference APPLICATION NOTE 606 SIMPLE, EFFECTIVE METHOD

More information

W H I T E P A P E R. Analog Signal Chain Calibration

W H I T E P A P E R. Analog Signal Chain Calibration W H I T E P A P E R Gautam Das G, Applications Engineer & Praveen Sekar, Applications Engineer Senior Cypress Semiconductor Corp. Analog Signal Chain Calibration Abstract Analog signal chains are prone

More information

MARMARA UNIVERSITY CSE315 DIGITAL DESIGN LABORATORY MANUAL. EXPERIMENT 7: Analog-to-Digital Conversion. Research Assistant Müzeyyen KARAMANOĞLU

MARMARA UNIVERSITY CSE315 DIGITAL DESIGN LABORATORY MANUAL. EXPERIMENT 7: Analog-to-Digital Conversion. Research Assistant Müzeyyen KARAMANOĞLU MARMARA UNIVERSITY CSE315 DIGITAL DESIGN LABORATORY MANUAL EXPERIMENT 7: Analog-to-Digital Conversion Research Assistant Müzeyyen KARAMANOĞLU Electrical&Electronics Engineering Department Marmara University

More information

This Datasheet is for the IC693ALG220. Analog Voltage Input - 4 Channel.

This Datasheet is for the IC693ALG220. Analog Voltage Input - 4 Channel. This Datasheet is for the IC693ALG22 Analog Voltage Input - 4 Channel http://www.qualitrol.com/shop/p-1457-ic693alg22.aspx Provides the wiring diagrams and installation guidelines for this GE Series 9-3

More information

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 356

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 356 Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 356 Keywords: E1, framer, software, hardware, differences, register, compatible, replace, framer devices

More information

OVEN INDUSTRIES, INC. Model 5C7-362

OVEN INDUSTRIES, INC. Model 5C7-362 OVEN INDUSTRIES, INC. OPERATING MANUAL Model 5C7-362 THERMOELECTRIC MODULE TEMPERATURE CONTROLLER TABLE OF CONTENTS Features... 1 Description... 2 Block Diagram... 3 RS232 Communications Connections...

More information

GE Fanuc IC695ALG312. Rx3i PacSystem

GE Fanuc IC695ALG312. Rx3i PacSystem GE Fanuc IC695ALG312 http://www.pdfsupply.com/automation/ge-fanuc/rx3i-pacsystem/ic695alg312 Rx3i PacSystem GE IP Isolated Thermocouple Input module 12 INPUTS 919-535-3180 sales@pdfsupply.com June 2008

More information

Temperature Sensor and System Monitor in a 10-Pin µmax

Temperature Sensor and System Monitor in a 10-Pin µmax 19-1959; Rev 1; 8/01 Temperature Sensor and System Monitor General Description The system supervisor monitors multiple power-supply voltages, including its own, and also features an on-board temperature

More information

RS-232 Electrical Specifications and a Typical Connection

RS-232 Electrical Specifications and a Typical Connection Maxim > Design Support > Technical Documents > Tutorials > Interface Circuits > APP 723 Keywords: RS-232, rs232, RS-422, rs422, RS-485, rs485, RS-232 port powered, RS-232 to RS-485 conversion, daisy chain,

More information

AD557 SPECIFICATIONS. T A = 25 C, V CC = 5 V unless otherwise noted) REV. B

AD557 SPECIFICATIONS. T A = 25 C, V CC = 5 V unless otherwise noted) REV. B SPECIFICATIONS Model Min Typ Max Unit RESOLUTION 8 Bits RELATIVE ACCURACY 0 C to 70 C ± 1/2 1 LSB Ranges 0 to 2.56 V Current Source 5 ma Sink Internal Passive Pull-Down to Ground 2 SETTLING TIME 3 0.8

More information

Integrators, differentiators, and simple filters

Integrators, differentiators, and simple filters BEE 233 Laboratory-4 Integrators, differentiators, and simple filters 1. Objectives Analyze and measure characteristics of circuits built with opamps. Design and test circuits with opamps. Plot gain vs.

More information

This manual refer to the latest version of the program for STORNO CQM6xxx radio, written by StrayCat.

This manual refer to the latest version of the program for STORNO CQM6xxx radio, written by StrayCat. This manual refer to the latest version of the program for STORNO CQM6xxx radio, written by StrayCat. The program has two arrays of channels, 100 channels each. Switching between channel arrays is performed

More information

DIAMOND-MM Multifunction Analog I/O PC/104 Module

DIAMOND-MM Multifunction Analog I/O PC/104 Module DIAMOND-MM Multifunction Analog I/O PC/4 Module User Manual V. Copyright Diamond Systems Corporation 84-D Central Ave. Newark, CA 9456 Tel (5) 456-78 Fax (5) 45-7878 techinfo@diamondsystems.com www.diamondsystems.com

More information

AFBR-57B4APZ. Data Sheet. DC-50 MBaud 850 nm Multimode LC Duplex SFP Transceiver. Description. Features. Applications. Module Package.

AFBR-57B4APZ. Data Sheet. DC-50 MBaud 850 nm Multimode LC Duplex SFP Transceiver. Description. Features. Applications. Module Package. Data Sheet AFBR-57B4APZ DC-50 MBaud 850 nm Multimode LC Duplex SFP Transceiver Description The SFP transceiver provides system designers the ability to implement DC-50 MBaud data transmission over 2 km

More information

Increasing Performance Requirements and Tightening Cost Constraints

Increasing Performance Requirements and Tightening Cost Constraints Maxim > Design Support > Technical Documents > Application Notes > Power-Supply Circuits > APP 3767 Keywords: Intel, AMD, CPU, current balancing, voltage positioning APPLICATION NOTE 3767 Meeting the Challenges

More information

RoHS Compliant SFP Transceiver for SONET OC-48/SDH STM-16 with Digital Diagnostic Monitoring Function

RoHS Compliant SFP Transceiver for SONET OC-48/SDH STM-16 with Digital Diagnostic Monitoring Function RoHS Compliant SFP Transceiver for SONET OC-48/SDH STM-16 with Digital Diagnostic Monitoring Function FEATURES Compliant with SFP Transceiver SFF-8472 MSA specification with internal calibration LCP-2488B4JDR

More information

SFF 2x10 GPON Class B+ ONU Transceiver 2.488Gbps Downstream/1.244Gbps Upstream

SFF 2x10 GPON Class B+ ONU Transceiver 2.488Gbps Downstream/1.244Gbps Upstream SFF 2x10 GPON Class B+ ONU Transceiver 2.488Gbps Downstream/1.244Gbps Upstream FEATURES OPGP-34-A4B3ZV(T) ITU-T G.984.2 compliant GPON ONU Class B+ Support Digital Diagnostic Monitoring Interface 2x10

More information

Quadravox. QV306m1 RS232 playback module for ISD series ChipCorders

Quadravox. QV306m1 RS232 playback module for ISD series ChipCorders Quadravox QV306m1 RS232 playback module for ISD33000-4000 series ChipCorders Features: -delivered with 4 minute ISD4003-04 -up to 240 messages -four addressing modes -low power dissipation:

More information

SCX Series Precision compensated pressure sensors

SCX Series Precision compensated pressure sensors FEATURES 0...1 psi to 0...150 psi Precision temperature compensation Calibrated zero and span Small size Low noise High accuracy High impedance for low power applications APPLICATIONS Medical equipment

More information

Strain Gauge and Load Cell Amplifier/Data-Acquisition with Ethernet, USB, and Serial (DCSGB1000)

Strain Gauge and Load Cell Amplifier/Data-Acquisition with Ethernet, USB, and Serial (DCSGB1000) Strain Gauge and Load Cell Amplifier/Data-Acquisition with Ethernet, USB, and Serial (DCSGB1000) 1 APPLICATIONS Strain gauge measurement Load cell measurement Bridge sensor amplifier Thermistor measurement

More information

VXI-TB CHANNEL ISOTHERMAL TERMINAL BLOCK

VXI-TB CHANNEL ISOTHERMAL TERMINAL BLOCK VXI-TB-1303 32-CHANNEL ISOTHERMAL TERMINAL BLOCK Introduction This guide describes how to install and use the VXI-TB-1303 terminal block with a VXI-SC submodule. The VXI-TB-1303 terminal block is a shielded

More information

CTCSS FAST CTCSS. Tx MOD1 SELCALL. Tx MOD2 DCS RSSI CARRIER DETECT TIMER. ANALOG Rx LEVEL CONTROL AUDIO FILTER AUDIO SIGNALS MX828

CTCSS FAST CTCSS. Tx MOD1 SELCALL. Tx MOD2 DCS RSSI CARRIER DETECT TIMER. ANALOG Rx LEVEL CONTROL AUDIO FILTER AUDIO SIGNALS MX828 DATA BULLETIN MX828 CTCSS/DCS/SelCall Processor PRELIMINARY INFORMATION Features Fast CTCSS Detection Full Duplex CTCSS and SelCall Full 23/24 Bit DCS Codec SelCall Codec Non Predictive Tone Detection

More information

ADC Bit µp Compatible A/D Converter

ADC Bit µp Compatible A/D Converter ADC1001 10-Bit µp Compatible A/D Converter General Description The ADC1001 is a CMOS, 10-bit successive approximation A/D converter. The 20-pin ADC1001 is pin compatible with the ADC0801 8-bit A/D family.

More information

DS1305 Serial Alarm Real-Time Clock

DS1305 Serial Alarm Real-Time Clock 19-5055; Rev 12/09 DS1305 Serial Alarm Real-Time Clock www.maxim-ic.com FEATURES Real-Time Clock (RTC) Counts Seconds, Minutes, Hours, Date of the Month, Month, Day of the Week, and Year with Leap-Year

More information

F2-04AD-1, F2-04AD-1L 4-Channel Analog Current Input

F2-04AD-1, F2-04AD-1L 4-Channel Analog Current Input F2-4AD-1, F2-4AD-1L 4-Channel Analog Current 2 InThisChapter... Module Specifications Setting the Module Jumpers Connecting the Field Wiring Module Operation Writing the Control Program 2-2 Module Specifications

More information

Centralized busbar differential and breaker failure protection function

Centralized busbar differential and breaker failure protection function Centralized busbar differential and breaker failure protection function Budapest, December 2015 Centralized busbar differential and breaker failure protection function Protecta provides two different types

More information

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science. FreeSoC 8051 Board User s Manual

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science. FreeSoC 8051 Board User s Manual Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science FreeSoC 8051 Board User s Manual This manual will help you get started using your FreeSoC as an 8051 emulator

More information