74F160A*, 74F161A, 74F162A*, 74F163A 4-bit binary counter INTEGRATED CIRCUITS. Product specification 1996 Jan 29 IC15 Data Handbook
|
|
- Nicholas Johns
- 6 years ago
- Views:
Transcription
1 INTEGRATE CIRCUITS 4F16A*, 4F161A, 4F16A*, 4F163A 4-bit binary counter * iscontinued part. Please see the iscontinued Product List in Section 1, page Jan IC15 ata Handbook
2 4F161A, 4F163A FEATURES Synchronous counting and loading Two count enable inputs for n-bit cascading Positive edge-triggered clock Asynchronous Master Reset (4F161A) Synchronous Reset (4F163A) High speed synchronous expaion Typical count rate of 13MHz Industrial range ( 4 C to +85 C) available ESCRIPTION feature an internal carry look-ahead and can be used for high-speed counting. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positive-going edge of the clock. The clock input is buffered. The outputs of the counters may be preset to High or Low level. A Low level at the Parallel Enable () input disables the counting action and causes the data at the 3 inputs to be loaded into the counter on the positive-going edge of the clock (provided that the setup and hold requirements for are met). Preset takes place regardless of the levels at Count Enable (, ) inputs. A Low level at the Master Reset (MR) input sets all the four outputs of the flip-flops ( 3) in 4F161A to Low levels, regardless of the levels at,, and inputs (thus providing an asynchronous clear function). For the 4F163A, the clear function is synchronous. A Low level at the Synchronous Reset () input sets all four outputs of the flip-flops ( 3) to Low levels after the next positive-going traition on the clock () input (provided that the setup and hold time requirements for are met). This action occurs regardless of the levels at,, and inputs. The synchronous reset feature enables the designer to modify the maximum count with only one external NAN gate (see Figure 1). The carry look-ahead simplifies serial cascading of the counters. Both Count Enable ( and ) inputs must be High to count. The input is fed forward to enable the output. The output thus enabled will produce a High output pulse of a duration approximately equal to the High level output of. This pulse can be used to enable the next cascaded stage (see Figure ). The output is subjected to decoding spikes due to internal race conditio. Therefore, it is not recommended for use as clock or asynchronous reset for flip-flops, registers, or counters. TY 4F161A 4F163A TYPICAL f MAX 13MHz TYPICAL SUPPLY CURRENT (TOTAL) 46mA ORERING INFORMATION ESCRIPTION COMMERCIAL RANGE V CC = 5V ±1%, T amb = C to + C ORER COE INUSTRIAL RANGE V CC = 5V ±1%, T amb = 4 C to +85 C RAWING NUMBER 16-pin plastic IP N4F161AN, N4F163AN I4F161AN, I4F163AN SOT pin plastic SO N4F161A, N4F163A I4F161A, I4F163A SOT1-1 INPUT AN OUTPUT LOAING AN FAN-OUT TABLE PINS ESCRIPTION 4F (U.L.) HIGH/LOW LOA VALUE HIGH/LOW 3 ata inputs 1./1. µa/.6ma Count Enable Parallel input 1./1. µa/.6ma Count Enable Trickle input 1./. µa/1.ma Clock input (active rising edge) 1./1. µa/.6ma Parallel Enable input (active Low) 1./. µa/1.ma MR Asynchronous Master Reset input (active Low) for 4F161A Synchronous Reset input (active Low) for 4F163A 1./1. µa/.6ma 1./1. µa/.6ma Terminal count output 5/33 1.mA/mA 3 Flip-flop outputs 5/33 1.mA/mA NOTE: One (1.) FAST unit load is defined as: µa in the High state and.6ma in the Low state. 16 Jan
3 4F161A, 4F163A 4F161A PIN CONFIGURATION 4F163A PIN CONFIGURATION MR 1 16 V CC 1 16 V CC GN 8 GN 8 SF656 SF65 4F161A LOGIC SYMBOL 4F163A LOGIC SYMBOL MR V CC = Pin 16 GN = Pin SF658 V CC = Pin 16 GN = Pin SF65 4F161A LOGIC SYMBOL (IEEE/IEC) 4F163A LOGIC SYMBOL (IEEE/IEC) 1 1 CTR IV 16 R M1 G3 G4 C /1,3, CTR IV 16 R M1 G3 G4 C /1,3,4+ 3 1, , CT= CT=15 15 SF66 SF Jan 3
4 4F161A, 4F163A STATE IAGRAM APPLICATIONS +V CC F163A 14 6 CLOCK SF664 SF665 Figure 1. Maximum count modifying scheme Terminal count = 6 H H = Enable count or L L = isable count F163A 4F163A 4F163A 4F163A 4F163A SF666 Figure. Synchronous multistage counting scheme 4F161A MOE SELECT FUNCTION TABLE INPUTS OUTPUTS MR n n ORATING MOE L X X X X X L L Reset (clear) H X X l l L L H X X l h H (1) Parallel load H h h h X count (1) Count H X l X h X q n (1) H X X l h X q n L Hold (do nothing) 16 Jan 4
5 4F161A, 4F163A 4F163A MOE SELECT FUNCTION TABLE INPUTS OUTPUTS n n ORATING MOE l X X X X L L Reset (clear) h X X l l L L h X X l h H () h h h h X count () Count h X l X h X q n () h X X l h X q n L Parallel load Hold (do nothing) H = High voltage level h = High voltage level one setup prior to the Low-to-High clock traition L = Low voltage level l = Low voltage level one setup prior to the Low-to-High clock traition q n = Lower case letters indicate the state of the referenced output prior to the Low-to-High clock traition X = on t care = Low-to-High clock traition (1) = The output is High when is High and the counter is at Terminal Count (HHHH for 4F161A) () = The output is High when is High and the counter is at Terminal Count (HHHH for 4F163A) 4F161A LOGIC IAGRAM MR R 14 4 R R R V CC = Pin 16 GN = Pin 8 SF66 16 Jan 5
6 4F161A, 4F163A 4F163A LOGIC IAGRAM V CC = Pin 16 GN = Pin 8 SF663 ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.) SYMBOL PARAMETER RATING UNIT V CC Supply voltage.5 to +. V V IN Input voltage.5 to +. V I IN Input current 3 to +5 ma V OUT Voltage applied to output in High output state.5 to V CC V I OUT Current applied to output in Low output state 4 ma T amb Operating free-air temperature range Commercial range to + C Industrial range 4 to +85 C T stg Storage temperature range 65 to +15 C 16 Jan 6
7 4F161A, 4F163A RECOMMENE ORATING CONITIONS LIMITS SYMBOL PARAMETER MIN NOM MAX UNIT V CC Supply voltage V V IH High-level input voltage. V V IL Low-level input voltage.8 V I IK Input clamp current 18 ma I OH High-level output current 1 ma I OL Low-level output current ma T amb Operating free-air temperature range Commercial range + C Industrial range C C ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) LIMITS SYMBOL PARAMETER TEST CONITIONS 1 MIN TYP MAX UNIT V = MIN, V = MAX, V OH High-level output voltage CC IL V IH = MIN V = MIN, V = MAX, V OL Low-level output voltage CC IL V IH = MIN ±1%V CC.5 V I OH = MAX ±5%V CC. 3.4 V ±1%V CC.3.5 V I OL = MAX ±5%V CC.3.5 V V IK Input clamp voltage V CC = MIN, I I = I IK.3 1. V I I Input current at maximum input voltage V CC = MAX, V I =.V 1 µa I IH High-level input current V CC = MAX, V I =.V µa I IL Low-level input current, others V CC = MAX, V I =5V.5V 1. ma.6 ma I OS Short-circuit output current 3 V CC = MAX ma I CCH 4 55 ma I CC Supply current (total) V CC = MAX I CCL 4 65 ma NOTES: 1. For conditio shown as MIN or MAX, use the appropriate value specified under recommended operating conditio for the applicable type.. All typical values are at V CC = 5V, T amb = 5 C. 3. Not more than one output should be shorted at a time. For testing I OS, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I OS tests should be performed last. 16 Jan
8 4F161A, 4F163A AC ELECTRICAL CHARACTERISTICS SYMBOL PARAMETER TEST CONITION T amb = +5 C V CC = +5.V C L = 5pF R L = 5Ω LIMITS T amb = C to + C V CC = +5.V ± 1% C L = 5pF R L = 5Ω T amb = 4 C to +85 C V CC = +5.V ± 1% C L = 5pF R L = 5Ω MIN TYP MAX MIN MAX MIN MAX f max Maximum clock frequency Waveform MHz t PLH t PLH t PLH t PLH Propagation delay to n ( = High) Propagation delay to n ( = Low) Propagation delay to Propagation delay to Propagation delay MR to n Propagation delay MR to AC SETUP REUIREMENTS SYMBOL t s (H) t s (L) t h (H) t h (L) t s (H) t s (L) t h (H) t h (L) t s (H) t s (L) t h (H) t h (L) t w (H) t w (L) t w (H) t w (L) t w (L) t REC PARAMETER Setup time, High or Low n to Hold time, High or Low n to Setup time, High or Low or to Hold time, High or Low or to Setup time, High or Low or to Hold time, High or Low or to pulse width (Load) High or Low pulse width (Count) High or Low MR pulse width Low Recovery time MR to Waveform 1 Waveform 1 Waveform 1 Waveform F161A Waveform F161A Waveform TEST CONITION Waveform 6 Waveform 6 Waveform 5 or 6 Waveform 5 or 6 Waveform 4 Waveform 4 Waveform 1 Waveform 1 T amb = +5 C V CC = +5.V C L = 5pF R L = 5Ω LIMITS T amb = C to + C V CC = +5.V ± 1% C L = 5pF R L = 5Ω. 8. T amb = 4 C to +85 C V CC = +5.V ± 1% C L = 5pF R L = 5Ω MIN TYP MIN MIN F161A Waveform F161A Waveform UNIT UNIT 16 Jan 8
9 4F161A, 4F163A AC WAVEFORMS For all waveforms, = 1.5V. The shaded areas indicate when the input is permitted to change for predictable output performance. 1/f MAX t w (H) t w (L) t PLH t PLH n, SF66 Waveform 1. Propagation elay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency SF668 Waveform. Propagation elay, Input to Output t w (L) MR t REC t s (H) t h (H) t s (L) t h (L) n, SF66 Waveform 3. Master Reset Pulse Width, Master Reset to Output elay, and Master Reset to Recovery Time SF6 Waveform 4. and Reset Setup and Hold Times n t s t h t s (L) t h (L) t s (H) t h (H) t s (L) t h (L) t s (H) t h (H) SF61 Waveform 5. Synchronous Reset Setup and Hold Times Waveform 6. Parallel ata and Parallel Enable Setup and Hold Times SF6 16 Jan
10 4F161A, 4F163A TEST CIRCUIT AN WAVEFORMS PULSE GENERATOR V IN V CC.U.T. V OUT NEGATIVE PULSE % 1% t THL ( t f ) t w t TLH ( t r ) 1% % AMP (V) V R T C L R L Test Circuit for Totem-Pole Outputs POSITIVE PULSE 1% % t TLH ( t r ) t w t THL ( t f ) % 1% AMP (V) V EFINITIONS: R L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value. C L = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value. R T = Termination resistance should be equal to Z OUT of pulse generators. family 4F Input Pulse efinition INPUT PULSE REUIREMENTS amplitude rep. rate t w t TLH t THL 3.V 1.5V 1MHz SF6 16 Jan 1
11 4F16A*, 4F161A, 4F16A*, 4F163A IP16: plastic dual in-line package; 16 leads (3 mil) SOT38-4 * iscontinued part. Please see the iscontinued Product List in Section 1, page Jan 11
12 4F16A*, 4F161A, 4F16A*, 4F163A SO16: plastic small outline package; 16 leads; body width 3. mm SOT1-1 * iscontinued part. Please see the iscontinued Product List in Section 1, page Jan 1
13 4F16A*, 4F161A, 4F16A*, 4F163A NOTES * iscontinued part. Please see the iscontinued Product List in Section 1, page Jan 13
14 4-bit binary counter 4F16A*, 4F161A, 4F16A*, 4F163A ata sheet status ata sheet status Product status efinition [1] Objective specification Preliminary specification Product specification evelopment ualification Production This data sheet contai the design target or goal specificatio for product development. Specification may change in any manner without notice. This data sheet contai preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product. This data sheet contai final specificatio. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. [1] Please coult the most recently issued datasheet before initiating or completing a design. efinitio Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditio above those given in the Characteristics sectio of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applicatio that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applicatio will be suitable for the specified use without further testing or modification. isclaimers Life support These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applicatio do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no respoibility or liability for the use of any of these products, conveys no licee or title under any patent, copyright, or mask work right to these products, and makes no representatio or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Philips Semiconductors 811 East Arques Avenue P.O. Box 34 Sunnyvale, California Telephone Copyright Philips Electronics North America Corporation 18 All rights reserved. Printed in U.S.A. print code ate of release: 1-8 ocument order number: * iscontinued part. Please see the iscontinued Product List in Section 1, page 1. yyyy mmm dd 14
INTEGRATED CIRCUITS. 74ALS161B/74ALS163B 4-bit binary counter. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATE CIRCUITS 11 Feb 08 IC05 ata Handbook 4ALS161B 4ALS163B, asynchronous reset, synchronous reset FEATURES Synchronous counting and loading Two count enable inputs for n-bit cascading Positive edge-triggered
More informationINTEGRATED CIRCUITS. 74F174 Hex D flip-flops. Product specification Oct 07. IC15 Data Handbook
INTEGRATE CIRCUITS Hex flip-flops 1988 Oct 07 IC15 ata Handbook Hex flip-flop FEATURES Six edge-triggered -type flip-flops Buffered common Clock Buffered, asynchronous Master Reset PIN CONFIGURATION MR
More informationPHILIPS 74F534 flip-flop datasheet
PHILIPS flip-flop datasheet http://www.manuallib.com/philips/74f534-flip-flop-datasheet.html The is an 8-bit edge-triggered register coupled to eight 3-State output buffers. The two sectio of the device
More informationINTEGRATED CIRCUITS. 74ALS377 Octal D flip flop with enable. Product specification IC05 Data Handbook Feb 08
INTEGRATE CIRCUITS Octal flip flop with enable IC05 ata Handbook 1991 Feb 08 Octal flip-flop with enable FEATURES Ideal for addressable register applicatio Enable for address and data synchronization applicatio
More informationINTEGRATED CIRCUITS. 74F269 8-bit bidirectional binary counter. Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS 8-bit bidirectional binary counter 1996 Jan 5 IC15 Data Handbook FEATURES Synchronous counting and loading Built-in look-ahead carry capability Count frequency 115MHz typ Supply current
More informationINTEGRATED CIRCUITS. 74F164 8-bit serial-in parallel-out shift register. Product specification 1995 Sep 22 IC15 Data Handbook
INTEGRATED CIRCUITS 1995 Sep 22 IC15 Data Handbook FEATURES Gated serial data inputs Typical shift frequency of 100MHz Asynchronous Master Reset Buffered clock and data inputs Fully synchronous data transfer
More information74F175*, 74F175A Quad D flip-flop INTEGRATED CIRCUITS. Product specification Mar 12. IC15 Data Handbook
INTEGRATED CIRCUITS 74F175*, 74F175A * Discontinued part. Please see the Discontinued Product List in Section 1, page 21. 1996 Mar 12 IC15 Data Handbook 74F175A FEATURES Four edge-triggered D-type flip-flops
More information74F579 8-bit bidirectional binary counter (3-State)
INTEGRATED CIRCUITS Supersedes data of 992 May 4 2 Dec 8 FEATURES Fully synchronous operation Multiplexed 3-State I/O ports for bus oriented applicatio Built in cascading carry capability U/D pin to control
More informationINTEGRATED CIRCUITS. 74F583 4-bit BCD adder. Product specification Apr 06. IC15 Data Handbook
INTEGRATED CIRCUITS 1989 Apr 06 IC15 Data Handbook FEATURES Adds two decimal numbers Full internal look-ahead Fast ripple carry for economical expaion Sum output delay 19.5 max. Ripple carry delay 8.5
More information74F194 4-bit bidirectional universal shift register
INTEGRATED CIRCUITS 1989 Apr 4 IC15 Data Handbook FEATURES Shift right and shift left capability Synchronous parallel and serial data transfer Easily expanded for both serial and parallel operation Asynchronous
More informationINTEGRATED CIRCUITS. 74F175A Quad D flip-flop. Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1996 Mar 12 IC15 Data Handbook 2000 Jun 30 FEATURES Four edge-triggered D-type flip-flops Buffered common clock Buffered asynchronous Master Reset True and complementary
More information74ABT377A Octal D-type flip-flop with enable
INTEGRATE CIRCUITS Replaces data sheet 74ABT377 of 1995 Sep 06 IC3 ata Handbook 1997 Feb 6 FEATURES Ideal for addressable register applicatio 8-bit positive edge-triggered register Enable for address and
More informationINTEGRATED CIRCUITS. 74F00 Quad 2-input NAND gate. Product specification Oct 04. IC15 Data Handbook
INTEGRATED CIRCUITS 1990 Oct 04 IC15 Data Handbook FEATURE Industrial temperature range available ( 40 C to +85 C) PIN CONFIGURATION D0a 1 14 V CC TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT
More informationINTEGRATED CIRCUITS. 74LVT V Octal D flip-flop. Product specification Supersedes data of 1994 May 11 IC23 Data Handbook.
INTEGRATE CIRCUITS Supersedes data of 994 May IC23 ata Handbook 998 Feb 9 FEATURES Eight edge-triggered -type flip-flops Buffered common clock Buffered asynchronous Master Reset Output capability: +64mA/
More informationINTEGRATED CIRCUITS. 74ABT273A Octal D-type flip-flop. Product specification 1995 Sep 06 IC23 Data Handbook
INTEGRATE CIRCUITS 1995 Sep 06 IC23 ata Handbook FEATURES Eight edge-triggered -type flip-flops Buffered common clock Buffered asynchronous Master Reset Power-up reset See 74ABT377 for clock enable version
More informationINTEGRATED CIRCUITS. 74F14 Hex inverter Schmitt trigger. Product specification Nov 26. IC15 Data Handbook
INTEGRATED CIRCUITS 1990 Nov 26 IC15 Data Handbook FEATURE Industrial temperature range available ( 40 C to +85 C) PIN CONFIGURATION D0 1 14 V CC TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL)
More informationINTEGRATED CIRCUITS. 74ABT574A Octal D-type flip-flop (3-State) Product specification 1995 May 22 IC23 Data Handbook
INTEGRATE CIRCUITS 995 May 22 IC23 ata Handbook FEATURES is flow-through pinout version of 74ABT374 Inputs and outputs on opposite side of package allow easy interface to microprocessors 3-State outputs
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationINTEGRATED CIRCUITS. 74F1244 Octal buffer (3-State) Product specification Apr 04. IC15 Data Handbook
INTEGRATED CIRCUITS 1989 Apr 04 IC15 Data Handbook FEATURES High impedance NPN base inputs for reduced loading (20µA in High and Low states) Low power, light loading Functional pin-for-pin equivalent of
More informationINTEGRATED CIRCUITS. 74F258A Quad 2-line to 1-line selector/multiplexer, inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS Quad 2-line to 1-line selector/multiplexer, inverting (3-State) 1996 Jan 05 IC15 Data Handbook Quad 2-line to 1-line selector/multiplexer, inverting (3-State) FEATURES Multifunction
More informationINTEGRATED CIRCUITS. 74F219A 64-bit TTL bipolar RAM, non-inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS 64-bit TTL bipolar RAM, non-inverting (3-State) 1996 Jan 5 IC15 Data Handbook FEATURES High speed performance Replaces 74F219 Address access time: 8 max vs 28 for 74F219 Power dissipation:
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More information74F373 Octal transparent latch (3-State) 74F374 Octal D flip-flop (3-State)
FAST PROUCTS 74F373 Octal traparent latch (3-State) 74F374 Octal flip-flop (3-State) 1994 ec 05 IC15 ata Handbook Philips Semiconductors 74F373 Octal traparent latch (3-State) 74F374 Octal -type flip-flop
More informationINTEGRATED CIRCUITS. 74F input AND-OR-invert gate. Product specification 1996 Mar 14 IC15 Data Handbook
INTEGRATED CIRCUITS 1996 Mar 14 IC15 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 4.0ns 2.5mA PIN CONFIGURATION Dc 1 Da 2 14 13 V CC Dd ORDERING INFORMATION Db Dg 3 4 12
More information74F373 Octal transparent latch (3-State) 74F374 Octal D flip-flop (3-State)
INTGRAT CIRCUITS 74F373 Octal traparent latch (3-State) 74F374 Octal flip-flop (3-State) Supersedes data of 994 ec 05 00 Nov 0 74F373 Octal traparent latch (3-State) 74F374 Octal -type flip-flop (3-State)
More information74F38 Quad 2-input NAND buffer (open collector)
INTEGRATED CIRCUITS Quad 2-input NAND buffer (open collector) 1990 Oct 04 IC15 Data Handbook FEATURE Industrial temperature range available ( 40 C to +85 C) PIN CONFIGURATION D0a 1 14 V CC TYPE TYPICAL
More informationINTEGRATED CIRCUITS. 74ALS10A Triple 3-Input NAND gate. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS Triple 3-Input NAND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 4.0ns 1.8mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING
More informationINTEGRATED CIRCUITS. 74F786 4-bit asynchronous bus arbiter. Product specification Feb 14. IC15 Data Handbook
INTEGRATED CIRCUITS 1991 Feb 14 IC15 Data Handbook FEATURES Arbitrates between 4 asynchronous inputs Separate grant output for each input Common output enable On board 4 input AND gate Metastable free
More informationINTEGRATED CIRCUITS. 74ALS573B/74ALS574A Latch flip flop. Product specification IC05 Data Handbook Feb 08
INTGRAT CIRCUITS Latch flip flop IC05 ata Handbook Feb 08 74ALS573B 74ALS574A Octal traparent latch (3-State) Octal flip-flop (3-State) FATURS 74ALS573B is broadside pinout version of 74ALS373 74ALS574A
More information74F253 Dual 4-bit input multiplexer (3-State)
INTEGRATED CIRCUITS Dual 4-bit input multiplexer (3-State) 1988 Nov 29 IC15 Data Handbook FEATURES 3-State outputs for bus interface and multiplex expansion Common select inputs Separate Output Enable
More information74F50729 Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
INTEGRATED CIRCUITS Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics 1990 Sep 14 IC15 Data Handbook FEATURES Metastable immune characteristics
More informationINTEGRATED CIRCUITS. 74ALS139 Dual 1-of-4 decoder/demultiplexer. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS 1991 Feb 08 IC05 Data Handbook FEATURES Demultiplexing capability Two independent 1-of-4 decoders Multi-function capability PIN CONFIGURATION Ea 1 A0a 2 A1a 3 16 15 14 V CC Eb A0b DESCRIPTION
More information74F5074 Synchronizing dual D-type flip-flop/clock driver
INTEGRATED CIRCUITS Synchronizing dual D-type flip-flop/clock driver 1990 Sep 14 IC15 Data Handbook FEATURES Metastable immune characteristics Output skew guaranteed less than 1.5ns High source current
More information74F3038 Quad 2-input NAND 30 Ω line driver (open collector)
INTEGRATED CIRCUITS Quad 2-input NAND 30 Ω line driver (open collector) Supersedes data of 1990 Jan 29 IC15 Data Handbook 1998 May 21 Quad 2-input NAND 30Ω line driver (open collector) FEATURES 30Ω line
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice ear Customer, On 7 February 207 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of iscrete, Logic and
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice ear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of iscrete, Logic and
More informationINTEGRATED CIRCUITS. 74ALS153 Dual 4-input multiplexer. Product specification 1991 Feb 08 IC05 Data Handbook
INTEGRATED CIRCUITS 1991 Feb 08 IC05 Data Handbook FEATURES Non inverting outputs Common select outputs Separate enable for each section See 74ALS253 for 3 State version PIN CONFIGURATION Ea 1 S1 2 I3a
More information74ALVT V/3.3V 16-bit buffer/driver with 30 termination resistors (3-State)
INTEGRATED CIRCUITS 30 termination resistors (3-State) Supersedes data of 998 Feb 3 IC3 Data Handbook 998 Oct 07 FEATURES 6-bit bus interface 3-State buffers 5V I/O compatibile Output capability: +ma/-ma
More informationINTEGRATED CIRCUITS. 74LVT00 3.3V Quad 2-input NAND gate. Product specification 1996 Aug 15 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 15 IC24 Data Handbook QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS T amb = 25 C; GND = 0V TYPICAL UNIT t PLH t PHL Propagation delay An or Bn to Yn C L = 50pF; V CC = 3.3V
More informationINTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook
INTEGRATED CIRCUITS 995 Sep 22 IC23 Data Handbook QUICK REFERENCE DATA SYMBOL t PLH t PHL t OSLH t OSHL C IN I CC PARAMETER Propagation delay An, Bn to Yn Output to Output skew Input capacitance Total
More informationINTEGRATED CIRCUITS. 74LVT04 3.3V Hex inverter. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook QUICK REFERENCE DATA LOGIC DIAGRAM SYMBOL t PLH t PHL C IN PARAMETER Propagation delay An to Yn Input capacitance CONDITIONS T amb = 25 C; GND = 0V C
More informationINTEGRATED CIRCUITS. 74LVT20 3.3V Dual 4-input NAND gate. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook QUICK REFERENCE DATA LOGIC DIAGRAM SYMBOL t PLH t PHL C IN I CCL PARAMETER Propagation delay An, Bn, Cn, Dn to Yn Input capacitance Total supply current
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationINTEGRATED CIRCUITS. 74LVT14 3.3V Hex inverter Schmitt trigger. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook DESCRIPTION The is a high-performance BiCMOS product designed for V CC operation at 3.3V. They are capable of transforming slowly changing input signals
More informationINTEGRATED CIRCUITS. 74ABT04 Hex inverter. Product specification 1995 Sep 18 IC23 Data Handbook
INTEGRATED CIRCUITS Product specification 1995 Sep 18 IC23 Data Handbook QUICK REFERENCE DATA SYMBOL t PLH t PHL t OSLH t OSHL C IN I CC PARAMETER Propagation delay An to Yn Output to Output skew Input
More information74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)
INTEGRATED CIRCUITS Supersedes data of 1996 Oct 23 IC23 Data Handbook 1998 Jan 16 FEATURES Octal bus interface 3-State buffers Live insertion/extraction permitted Outputs include series resistance of 30Ω,
More information74LVT244B 3.3V Octal buffer/line driver (3-State)
INTEGRATED CIRCUITS Propduct specification 1998 Nov IC23 Data Handbook FEATURES Octal bus interface 3-State buffers Speed upgrade of 74LVTH244A Output capability: +64mA/-32mA TTL input and output switching
More information74LVC273 Octal D-type flip-flop with reset; positive-edge trigger
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger Supersedes data of 1996 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Wide supply voltage range of 1.2V to 3.6V Conforms to
More informationNE/SA5090 Addressable relay driver INTEGRATED CIRCUITS. Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits; IC11 Data Handbook
INTEGRATE CIRCUITS Supersedes data of 1994 Aug 31 File under Integrated Circuits; IC11 ata Handbook 2001 Aug 03 ESCRIPTION The addressable relay driver is a high-current latched driver, similar in function
More informationINTEGRATED CIRCUITS. 74ABT373A Octal transparent latch (3-State) Product specification 1995 Feb 17 IC23 Data Handbook
INTGRAT CIRCUITS 1995 Feb 17 IC23 ata andbook FATURS 8-bit traparent latch 3-State output buffers Output capability: +64mA/ 32mA atch-up protection exceeds 500mA per JC Std 17 S protection exceeds 2000
More informationPHILIPS 74LVT16373A transparent D-type latch datasheet
PIIPS traparent -type latch datasheet http://www.manuallib.com/philips/74lvt16373a-traparent-d-type-latch-datasheet.html The is a high-performance BiCMOS product designed for VCC operation at 3.3V. This
More informationINTEGRATED CIRCUITS. HSTL bit to 18-bit HSTL-to-LVTTL memory address latch. Product data 2001 Jun 16
INTEGRATED CIRCUITS 9-bit to 18-bit HSTL-to-LVTTL memory address latch 2001 Jun 16 FEATURES Inputs meet JEDEC HSTL Std. JESD 8 6, and outputs meet Level III specifications ESD classification testing is
More informationINTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1996 Mar 05 IC23 Data Handbook 1998 Jan 16 FEATURES Quad bus interface 3-State buffers Live insertion/extraction permitted Output capability: +64mA/ 32mA Latch-up
More informationPHILIPS 74LVT16543A transceiver datasheet
PHIIPS 74VT16543A traceiver datasheet http://www.manuallib.com/philips/74lvt16543a-traceiver-datasheet.html The 74VT16543A is a high-performance BiCMOS product designed for VCC operation at 3.3V. The device
More informationINTEGRATED CIRCUITS. 74LVC V Parallel printer interface transceiver/buffer. Product specification 1995 Nov 10 IC24 Low Voltage Handbook
INTEGRTED CIRCUITS 3.3V Parallel printer interface traceiver/buffer 1995 Nov 10 IC4 Low Voltage Handbook FETURES synchronous operation 4-Bit traceivers 3 additional buffer/driver lines TTL compatible inputs
More informationINTEGRATED CIRCUITS. 74LVC00A Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 11 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Aug 11 IC24 Data Handbook 1998 Apr 28 FEATURES Wide supply range of 1.2V to 3.6V Complies with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5V CMOS
More information74ABT bit buffer/line driver, non-inverting (3-State)
INTEGRATED CIRCUITS 0-bit buffer/line driver, non-inverting (3-State) Supersedes data of 995 Sep 06 IC23 Data Handbook 998 Jan 6 FEATURES Ideal where high speed, light loading, or increased fan-in are
More information74ABT541 Octal buffer/line driver (3-State)
INTEGRATED CIRCUITS Supersedes data of 1996 Sep 10 IC23 Data Handbook 1998 Jan 16 FEATURES Octal bus interface Functions similar to the ABT241 Provides ideal interface and increases fan-out of MOS Microprocessors
More information74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)
INTEGRATED CIRCUITS 16-bit bus transceiver with direction pin; 5V tolerant Supersedes data of 1997 Aug 1 IC24 Data Handbook 1997 Sep 25 FEATURES 5 volt tolerant inputs/outputs for interfacing with 5V logic
More informationCBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion
INTEGRATED CIRCUITS 16-bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion 2000 Jul 18 FEATURES 5 Ω typical r on Pull-up on B ports Undershoot
More informationHSTL bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor INTEGRATED CIRCUITS
INTEGRATED CIRCUITS 9-bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor Supersedes data of 2001 Jul 19 2004 Apr 15 FEATURES Inputs meet JEDEC HSTL Std. JESD 8 6, and outputs
More informationDM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters
DM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters General Description These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting desig. The
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More information74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)
INTEGRATED CIRCUIT Quad 2-line to 1-line selector/multiplexer, non-inverting (3-tate) 1995 Mar 31 IC15 Data Handbook Philips emiconductors (3-tate) FEATURE Industrial range available ( 40 C to +85 C) Multifunction
More information74F160A 74F162A Synchronous Presettable BCD Decade Counter
Synchronous Presettable BCD Decade Counter General Description The 74F160A and 74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable
More informationDATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20
INTEGRATED CIRCUITS DATA SHEET 3.3 V 32-bit edge-triggered D-type flip-flop; Supersedes data of 2002 Mar 20 2004 Oct 15 FEATURES 32-bit edge-triggered flip-flop buffers Output capability: +64 ma/ 32 ma
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationTYPE. ORDER CODE INDUSTRIAL RANGE V CC = 5V ±10%, T amb = 40 C to +85 C
Philips emiconductors Quad 2-line to -line selector/multiplexer, non-inverting (3-tate) FEATURE Industrial range available ( 40 C to +85 C) Multifunction capability Non-inverting data path 3-tate outputs
More informationCBTS3306 Dual bus switch with Schottky diode clamping
INTEGRATED CIRCUITS Dual bus switch with Schottky diode clamping 2001 Nov 08 File under Integrated Circuits ICL03 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Package options
More informationINTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13
INTEGRATED CIRCUITS Supersedes data of 2002 Mar 01 2002 May 13 PIN CONFIGURATION NC SCL0 1 2 8 V CC 7 SCL1 SDA0 3 6 SDA1 GND 4 5 EN DESCRIPTION The is a BiCMOS integrated circuit intended for application
More information74F161A 74F163A Synchronous Presettable Binary Counter
Synchronous Presettable Binary Counter General Description The and are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and
More informationINTEGRATED CIRCUITS. CBT3245 Octal bus switch. Product specification Supersedes data of 1998 Dec Jun 19
INTEGRATED CIRCUITS Supersedes data of 1998 Dec 8 2000 Jun 19 FEATURES Standard 245-type pinout 5 Ω switch connection between two ports TTL compatible control input levels Package options include plastic
More informationINTEGRATED CIRCUITS. PCA channel I 2 C hub. Product data Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03.
INTEGRATED CIRCUITS Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03 2002 Mar 01 PIN CONFIGURATION SCL0 SDA0 1 2 16 V CC 15 EN4 DESCRIPTION The is a BiCMOS integrated circuit intended
More informationCBTS3253 Dual 1-of-4 FET multiplexer/demultiplexer with Schottky diode clamping
INTEGRATED CIRCUITS 2002 Nov 06 Philips Semiconductors FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Schottky diodes on I/O clamp undershoot Minimal propagation delay through
More informationSSTVN bit 1:2 SSTL_2 registered buffer for DDR
INTEGRATED CIRCUITS 2004 Jul 15 Philips Semiconductors FEATURES Stub-series terminated logic for 2.5 V V DD (SSTL_2) Designed for PC1600 PC2700 (at 2.5 V) and PC3200 (at 2.6 V) applications Pin and function
More informationCBTD3257 Quad 1-of-2 multiplexer/demultiplexer with level shifting
INTEGRATED CIRCUITS 2002 Sep 09 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Designed to be used in level shifting applications Minimal propagation delay through the switch
More informationDM74AS169A Synchronous 4-Bit Binary Up/Down Counter
Synchronous 4-Bit Binary Up/Down Counter General Description These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The DM74AS169
More informationDM74ALS169B Synchronous Four-Bit Up/Down Counters
Synchronous Four-Bit Up/Down Counters General Description These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The DM74ALS169B
More informationSSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM
INTEGRATED CIRCUITS 2000 Dec 01 File under Integrated Circuits ICL03 2002 Feb 19 FEATURES Stub-series terminated logic for 2.5 V (SSTL_2) Optimized for stacked DDR (Double Data Rate) SDRAM applications
More informationHCF40161B SYNCHRONOUS PROGRAMMABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR
SYNCHRONOUS PROGRAMMABLE 4-BIT BINARY COUNTER WITH ASYNCHRONOUS CLEAR INTERNAL LOOK-AHEAD FOR FAST COUNTING CARRY OUTPUT FOR CASCADING SYNCHRONOUSLY PROGRAMMABLE LOW-POWER TTL COMPATIBILITY STANDARDIZED
More informationPCKV MHz differential 1:10 clock driver
INTEGRATED CIRCUITS Supersedes data of 2001 Mar 16 File under Intergrated Circuits ICL03 2001 Jun 12 FEATURES ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM
More informationSynchronous Binary Counter with Synchronous Clear
September 1983 Revised December 2003 MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear General Description The MM74HC161 and MM74HC163
More informationINTEGRATED CIRCUITS SSTV16857
INTEGRATED CIRCUITS Supersedes data of 2002 Jun 05 2002 Sep 27 FEATURES Stub-series terminated logic for 2.5 V V DDQ (SSTL_2) Optimized for DDR (Double Data Rate) applications Inputs compatible with JESD8
More informationPCKV MHz differential 1:10 clock driver
INTEGRATED CIRCUITS Supersedes data of 2001 Dec 03 2002 Sep 13 FEATURES ESD classification testing is done to JEDEC Standard JESD22. Protection exceeds 2000 V to HBM per method A114. Latch-up testing is
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationLM219/LM319 Dual voltage comparator INTEGRATED CIRCUITS. Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook
INTEGRATED CIRCUITS Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook 21 Aug 3 DESCRIPTION The series are precision high-speed dual comparators fabricated on a single monolithic
More information74ABT377 Octal D-Type Flip-Flop with Clock Enable
Octal D-Type Flip-Flop with Clock Enable General Description The ABT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all
More informationNXP 74AVC16835A Register datasheet
NXP Register datasheet http://www.manuallib.com/nxp/74avc16835a-register-datasheet.html The is a 18-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock
More informationINTEGRATED CIRCUITS. SA5775A Differential air core meter driver. Product specification 1997 Feb 24
INTEGRATED CIRCUITS Differential air core meter driver 1997 Feb 24 DESCRIPTION The is a monolithic driver for controlling air-core (or differential) meters typically used in automotive instrument cluster
More information4-bit bidirectional universal shift register
Rev. 3 29 November 2016 Product data sheet 1. General description The is a. The synchronous operation of the device is determined by the mode select inputs (S0, S1). In parallel load mode (S0 and S1 HIGH)
More information12-stage binary ripple counter
Rev. 8 17 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset
More information4-bit bidirectional universal shift register
Rev. 3 29 November 2016 Product data sheet 1. General description The is a. The synchronous operation of the device is determined by the mode select inputs (S0, S1). In parallel load mode (S0 and S1 HIGH)
More information74AC299 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins
8-Input Universal Shift/Storage Register with Common Parallel I/O Pi General Description The AC/ACT299 is an 8-bit universal shift/storage register with 3-STATE outputs. Four modes of operation are possible:
More informationHCF40103B 8-STAGE PRESETTABLE SYNCHRONOUS 8 BIT BINARY DOWN COUNTERS
8-STAGE PRESETTABLE SYNCHRONOUS 8 BIT BINARY DOWN COUNTERS SYNCHRONOUS OR ASYNCHRONOUS PRESET MEDIUM -SPEED OPERATION : f CL =3.6MHz (Typ.) at V DD = 10V CASCADABLE QUIESCENT CURRENT SPECIF. UP TO 20V
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LT 8-STAGE SHIFT & STORE BUS REGISTER ESCRIPTION The U74HC4094 consists of an 8-stage shift register and an 8-stage -type latch with 3-stage parallel outputs. ata is shifted
More informationLINEAR PRODUCTS. NE592 Video amplifier. Product specification April 15, Philips Semiconductors
LINEAR PRODUCTS April 5, 992 Philips Semiconductors DESCRIPTION The is a monolithic, two-stage, differential output, wideband video amplifier. It offers fixed gains of and 4 without external components
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationHEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register
Rev. 9 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a fully synchronous edge-triggered with eight synchronous parallel
More informationLOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION
The SN74LS64 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AN gate synchronous with the LOW to HIGH transition of the clock. The device features
More information