E3-238 : Analog VLSI Circuits
|
|
- Thomasine Barnett
- 6 years ago
- Views:
Transcription
1 Lecture # 1 E3-238 : Analog VLSI Circuits Associate Professor, ECE Department Indian Institute of Science, Bangalore navakant@ece.iisc.ernet.in URL: August
2 Logistics Instructors : Navakanta Bhat, Sundarajan Krishnan, Srinivasan Teaching Assistants : Rakesh Gnana David, Manodeepan Sahu Class timings : Friday 8:00am-9:00am Saturday 9:00am-11:00am Lab session : Involves circuit design, simulation and analysis using any circuit simulator (Spice3f5, WinSpice, T-Spice, P-Spice, H-Spice, Spectre, Eldo ) Grading : Home work (lab assignments) : 20% Mid term exam : 20 % Course project : 20 % Final exam : 40% 2
3 List of Reference books Due to the advent of mixed signal SOCs, numerous books have been published on Analog Design. A partial list : 1. Analog CMOS Design Razavi, McGraw Hill Publication 2. CMOS: Circuit Design, Layout, and Simulation Boise, Baker, Lee, Prentice Hall Publication 3. Analog VLSI : Signal and Information Processing Ismail and Feiz, McGraw Hill Publication 4. Analysis and Design of Analog Integrated Circuits Gray and Meyer, Wiley Publication 5. Trade-offs in Analog Circuit Design: The Designer s Companion, Ed: C. Toumazou and other, Kluwer 3
4 Course details Logistics, Technology trend, Need for Analog design, Simple long channel MOSFET theory, Sub-micron transistor theory, SCE, NWE, DIBL, Sub-threshold conduction, Reliability, Digital metrics, Analog metrics SPICE simulator, Transistor models, BSIM3 models, Model extraction, Models for : Vt, I-V, Capacitance, Substrate current, S/D parasitics, Temp dependence, NQS effect, Noise, RF Modeling, Gate leakage Concept of negative feedback; Ideal opamp feedback circuits; Introduce idea of nullator/norator ; Real opamp feedback circuits-effect of finite A0, wu Review of Bode plots; Stability of feedback systems; location of nondominant poles for stability; Judging stability from magnitude and phase plots; Review of linear networks. Nonlinear networks and notion of incremental linearity. Small signal linear equivalents of nonlinear one and two port networks. Y-parameter two port amplifier constraints on small signal y parameters to realize gain - MOS Transistor Characteristics Derivation of the common source amplifier with biasing and swing limits. Several variants of biasing : current source in the source, feedback from drain to gate, current mirror, use of an opamp for biasing 4
5 Course details Derive the other controlled sources VCVS (Common drain), CCCS (Common Gate), CCVS (Transimpedance Amp), VCCS (Transconductor)., multi-stage amplifiers Introduce bipolar transistor as another candidate device, run through all the above with BJTs. Illustrate poweradvantage of Bipolar vs MOS Frequency response of the basic amplifier configurations, Ft of transistor; Common source amplifier response with varying Cgd-show miller multiplication, pole splitting Differential pair, small and large signal analysis; Concept of common mode rejection Effect of Random mismatch in integrated circuits 5
6 Course details Differential to Single-Ended Conversion: Use of active loads leading to the 5-transistor single-stage opamp; also introduce slewing in more detail --> extend to gain enhancement techniques like cascodes, telescopic cascodes; Two-stage differential amplifiers with various types of compensation (dominant pole, miller, pole-zero)-pole splitting, effect of RHP zero, zero cancellation Two-stage differential amplifiers with various types of compensation (dominant pole, miller, pole-zero) Single-stage differential op-amp with common-mode feedback Passives in Analog Circuits Bandgap references Current mirrors: Cascode, Nagative feedback, Wilson, Regulated cascode, Layout issues 6
7 Why Analog? Interaction with the Physical World Physical Environment Input Sensing Computing Platform Output Actuation Physical Environment Human perception is inherently analog in nature 7
8 Why Analog? An Interesting Comparison Transistor / Neuron Wire / Fibre Integration Architecture CMOS Digital Computer 1ps 10 8 m/sec ~1 Billion Digital (RISC/CISC ) Biological Neural System 100mS 2m/sec ~ 1 Trillion Analog (Adaptive learning) Neural networks outperform the digital computers, in certain class of applications such as speech recognition, pattern recognition The architecture and massive parallelism are distinguishing features 8
9 The First IC : 1958 First IC demonstrated by J.S.Kilby of Texas Instruments in 1958 Phase shift oscillator, an analog circuit! A thin slice of germanium with Blue tinge was created by a light shown on the chip. First IC using planar process and photolithography was demonstrated by Robert Noyce at Fairchild semiconductors 1 bipolar transistor (under the large bar of aluminum in the center), 1 capacitor, 3 resistors (the germanium functioned as its own so-called bulk resistor) 4 input/output terminals (the small vertical aluminum bars) ground pad (the large bar on the far right), and wires of gold. Connected together with wax Actual size: x inches 9
10 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) Field effect transistor concept proposed in 1930s by Lilienfeld First MOSFET fabricated in 1960 by Kahng and Atalla PMOSFET metal oxide p+ p+ n Silicon NMOSFET metal oxide n+ n+ p Silicon Early MOS technology was based on PMOSFETs MOSFETS were thought to be unfriendly for Analog circuits! 10
11 CMOS Technology Today (2007) 65nm digital technology in volume production Number of transistors per chip is ~ 1 billion( DRAMs), ~ 100 million (microprocessors) Technology scaling for future is more challenging and expensive State of the art fab set-up costs more than US$2 billion Recovering the fab cost requires a modular process technology approach capable of producing diverse products What do we do with the technology capable of making millions of transistor on a tiny area in Si? : Mixed Signal Systems On Chip (SOC) 11
12 BJT versus MOSFET speed p n+ p n- Base width defined by diffusion process p p metal oxide n+ n+ p Silicon Channel length defined by Photolythography process Historically BJT used to be faster than MOSFET CMOS scaling has brought MOSFET on par with BJT 12
13 Cut-off frequency, f T Cut-off frequency trend ft Channel length ft MOSFET f T has increased considerably with scaling 13
14 Analog Design on Digital Technology Microprocessors are today s technology drivers The most elegant analog designs make use of the existing digital technology Every modification to the baseline technology adds on to the manufacturing cost Design For Manufacturability (DFM) CMOS analog circuits are logical choice 14
15 Long channel MOSFET Theory 15
16 Transistor abstraction D G B S schematic switch model gate n+ n+ A A P-well lay out cross section Si 16
17 Simple 3-D picture of MOSFET Wg Lg n+ gate x j Tox Oxide n+ source n+ drain The 2 important dimensional parameters of MOSFET under circuit designer s control are: Lg = Length of the gate Wg = Width of the gate p substrate Doping concentration = Na 17
18 Simple MOS Theory Vgs < Vt, MOSFET is in cut off region Ids = 0 Vgs > Vt, Vds < Vgs-Vt, MOSFET is in linear region Ids = με ox T ox W L 2 ( Vgs Vt) Vds Vds Vgs > Vt, Vds > Vgs-Vt, MOSFET is in saturation region 2 Ids ( Vgs Vt) W = με ox T L 2 ox 2 where μ is mobility, ε ox is permittivity of the oxide, and Vt is the threshold voltage of the MOSFET V t = V fb T + 2 φ + b ox 4ε qn φ ε s ox a b 18
19 Output Characteristics I-V characteristics Transfer Characteristics Ids Vg3 Vg2 Vg1 Ids Saturation Vds=Vdd Linear Vds~0.1V Vds Vgs Ids is constant and independent of Vds in saturation Ids is zero in sub-threshold region Both of these idealities are incorrect especially for the sub-micron MOS transistor 19
20 Channel length modulation n+ source Vg > Vt ΔL Vd > Vg - Vt n+ drain Ids R out = ΔV ΔI ds ds electron channel p-substrate Vds=Vgs-Vt Vds Effective channel length is Leff = L - ΔL, where ΔL=f(Vds) I ds oxw = με T L ox eff ( Vgs Vt) 2 2 I ds 2 ( Vgs Vt) ( + λv ) με oxw = 1 T L 2 Ids increases slightly in saturation region with increasing Vds This limits the AC output resistance for analog applications λ is channel length modulation parameter in SPICE ox ds 20
21 Vs Vbs Body effect Vg Vd n+ n+ p-substrate γ = T V V ox V 2φ t0 = fb + b + t = V ox γ = body effect factor (γ = ) Vt increases due to body effect This results in a transconductance term T ox 4ε qn ε s ox 21 a φ ( ) V + 2φ φ t0 + bs b 2qε N ε s γ 2 a b b
22 Sub-micron transistor theory, SCE, NWE, DIBL, Sub-threshold conduction, Digital metrics, Analog metrics The Sub-micron MOS Transistor for Analog Design 22
23 Constant field scaling Technology scaling Scaling factor K > 1 SCALING IS DRIVEN BY DIGITAL CIRCUIT REQUIREMENTS Primary scaling factors: Tox, L, W, Xj (all linear dimensions) 1/K Na, Nd (doping concentration) K Vdd (supply voltage) 1/K Derived scaling behavior of transistor: Electric field 1 Ids 1/K Capacitance 1/K Derived scaling behavior of circuit: Delay (CV/I) 1/K Power (VI) 1/K 2 Power-delay product 1/K 3 Circuit density (α 1/A) K 2 23
24 n+ depletion Short Channel Effect (SCE) Vg L n+ depletion p-substrate L (μm) Fraction of the depletion charge (Qd in Vt equation) is supported by the source and drain junctions and hence Vg need not support this When L is very small (~ 1μm) this charge becomes significant fraction of the total depletion charge and can not be neglected => Vt decreases with decreasing L Impacts matching of transistors in analog applications Vt ~1μm 24
25 Reverse Short Channel Effect Vt dv t dl = ve dv t = + dl ve L Invariably exists in almost all the sub-micron technologies The techniques used to suppress SCE are responsible for RSCE Vt becomes very sensitive function of L 25
26 Drain Induced Barrier Lowering (DIBL) Vs n+ Vg Vd n+ Vt Vds=0.1V Vds=Vdd Vds=Vdd Potential barrier Vds=0.1V L Vt is also a function of drain voltage in sub-micron transistors DIBL effect is negligible in the long channel regime 26
27 Narrow Width Effect Vg Vt depletion n+ W ~1μm p-substrate W (μm) Additional depletion charge at the edge of source & drain should be supported by the Vg before inverting the channel When W is very small (~ 1μm) this charge becomes significant fraction of the total depletion charge and can not be neglected => Vt increases with decreasing W 27
28 Sub threshold conduction Log Ids The inverse slope of this line is S, the sub threshold slope (S~80-100mV/decade) Vt Vgs For Vg < Vt, current is non zero and is exponential function of Vg S = 2.3kT/q (1 + Csi/Cox) mv/decade Csi=depletion capacitance in Si, Cox=oxide capacitance,kt/q=thermal voltage MOSFET should be designed to have minimum possible S Sub threshold analog circuits work below Vt S G D 28
29 v 10 7 cm/sec at T=300 o K Velocity saturation Ids Ids α (Vgs-Vt) 2 Ids α (Vgs-Vt) ~10 4 V/cm E v=μevalid only at low electric fields (E) For velocity saturated transistor, the saturation drive current is W ( Vgs Vt ) vsat Ids = ε Tox Transconductance will be independent of L For L=0.1μm transistor operating at Vd=1V: E=10 5 V/cm => transistor is velocity saturated Vds Ids will be less than expected due to velocity saturation 29
30 Transistor design methodology for Digital Technology Circuit characteristics: Delay (Vt/Vdd) Active power (Vdd) Standby power (Vt) Hot carrier reliability Vdd, L, N System compatibility Vdd Gate oxide reliability Vdd, Tox Design parameters: L, Vdd, Tox, N, Xj S/D engineering Channel engineering 30
31 Vt-Vdd design plane Normalized delay Delay Vt Pac Psb 0.4 Vt/Vdd Delay increases significantly for Vt/Vdd > 0.4 Pactive (Pac) = CV dd2 f Vdd Pstandby (Psb) = WV dd I off Delay and Power are the only trade-off points for digital design 31
32 Analog Circuit Performance Metrics The Analog Octagon: NOISE LINEARITY POWER GAIN I/O IMPEDANCE SUPPLY VOLTAGE SPEED VOLTAGE SWINGS B. Razavi Multiple trade-offs involved in Analog Design make it very interesting 32
33 Summary Scaling is driven by digital technology Analog design is indispensable for interaction with physical world Sub-micron transistors present unique challenges for analog design Characterize the behaviour of the MOSFETs in any given technology by doing simple I-V simulations and extracting Vt, Rout etc. as a function of dimensions and bias points The voltage swings in analog circuits will be limited by the reliability constraints While delay and power are the only two metrics for digital design, analog design involves optimization and trade-off between several conflicting metrics 33
Lecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationSub-Threshold Region Behavior of Long Channel MOSFET
Sub-threshold Region - So far, we have discussed the MOSFET behavior in linear region and saturation region - Sub-threshold region is refer to region where Vt is less than Vt - Sub-threshold region reflects
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationWhy Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.
Why Scaling? Higher density : Integration of more transistors onto a smaller chip : reducing the occupying area and production cost Higher Performance : Higher current drive : smaller metal to metal capacitance
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationHigh Voltage Operational Amplifiers in SOI Technology
High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationIntroduction to VLSI ASIC Design and Technology
Introduction to VLSI ASIC Design and Technology Paulo Moreira CERN - Geneva, Switzerland Paulo Moreira Introduction 1 Outline Introduction Is there a limit? Transistors CMOS building blocks Parasitics
More informationBJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
More informationEE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017
EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of
More informationAnalog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology
Analog IC Design Lecture 1,2: Introduction & MOS transistors Henrik.Sjoland@eit.lth.se Part 1: Introduction Analogue IC Design (7.5hp, lp2) CMOS Technology Analog building blocks in CMOS Single- and multiple
More informationSolid State Device Fundamentals
Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)
More informationSolid State Devices- Part- II. Module- IV
Solid State Devices- Part- II Module- IV MOS Capacitor Two terminal MOS device MOS = Metal- Oxide- Semiconductor MOS capacitor - the heart of the MOSFET The MOS capacitor is used to induce charge at the
More informationMOSFET & IC Basics - GATE Problems (Part - I)
MOSFET & IC Basics - GATE Problems (Part - I) 1. Channel current is reduced on application of a more positive voltage to the GATE of the depletion mode n channel MOSFET. (True/False) [GATE 1994: 1 Mark]
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationLECTURE 09 LARGE SIGNAL MOSFET MODEL
Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-1 LECTURE 9 LARGE SIGNAL MOSFET MODEL LECTURE ORGANIZATION Outline Introduction to modeling Operation of the MOS transistor Simple large signal model
More informationECE 340 Lecture 40 : MOSFET I
ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationTwo Dimensional Analytical Threshold Voltages Modeling for Short-Channel MOSFET
Two Dimensional Analytical Threshold Voltages Modeling for Short-Channel MOSFET Sanjeev kumar Singh, Vishal Moyal Electronics & Telecommunication, SSTC-SSGI, Bhilai, Chhatisgarh, India Abstract- The aim
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationConduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationTopic 2. Basic MOS theory & SPICE simulation
Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris, Ch 2 & 5.1-5.3 Rabaey, Ch 3) URL: www.ee.ic.ac.uk/pcheung/
More informationConduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor
Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2 Basic MOS theory & SPICE simulation Peter Cheung Department of Electrical & Electronic Engineering Imperial College London (Weste&Harris,
More informationSession 2 MOS Transistor for RF Circuits
Session 2 MOS Transistor for RF Circuits Session Speaker Chandramohan P. Session Contents MOS transistor basics MOS equivalent circuit Single stage amplifiers Opamp design Session objectives To understand
More informationAnalog Circuits and Systems
Analog Circuits and Systems Prof. K Radhakrishna Rao Lecture 10: Electronic Devices for Analog Circuits 1 Multipliers Multipliers provide multiplication of two input voltages or currents Multipliers can
More informationChapter 1. Introduction
EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca
More informationECE4902 B2015 HW Set 1
ECE4902 B2015 HW Set 1 Due in class Tuesday November 3. To make life easier on the graders: Be sure your NAME and ECE MAILBOX NUMBER are prominently displayed on the upper right of what you hand in. When
More informationECEN474/704: (Analog) VLSI Circuit Design Fall 2016
ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Turn in your 0.18um NDA form by Thursday Sep 1 No
More informationUnit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
More informationThree Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
More informationECEN474: (Analog) VLSI Circuit Design Fall 2011
ECEN474: (Analog) VLSI Circuit Design Fall 2011 Lecture 1: Introduction Sebastian Hoyos Analog & Mixed-Signal Center Texas A&M University Analog Circuit Sequence 326 2 Why is Analog Important? [Silva]
More informationproblem grade total
Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More information6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers
6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More information3: MOS Transistors. Non idealities
3: MOS Transistors Non idealities Inversion Major cause of non-idealities/complexities: Who controls channel (and how)? Large Body(Substrate) Source Voltage V G V SB - - - - - - - - n+ n+ - - - - - - -
More informationMOSFET short channel effects
MOSFET short channel effects overview Five different short channel effects can be distinguished: velocity saturation drain induced barrier lowering (DIBL) impact ionization surface scattering hot electrons
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationEE241 - Spring 2013 Advanced Digital Integrated Circuits. Projects. Groups of 3 Proposals in two weeks (2/20) Topics: Lecture 5: Transistor Models
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 5: Transistor Models Projects Groups of 3 Proposals in two weeks (2/20) Topics: Soft errors in datapaths Soft errors in memory Integration
More informationAnalysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications
Analysis and Design of Analog Integrated Circuits Lecture 8 Key Opamp Specifications Michael H. Perrott April 8, 0 Copyright 0 by Michael H. Perrott All rights reserved. Recall: Key Specifications of Opamps
More informationDesigning and Simulation of Full Adder Cell using Self Reverse Biasing Technique
Designing and Simulation of Full Adder Cell using Self Reverse Biasing Technique Chandni jain 1, Shipra mishra 2 1 M.tech. Embedded system & VLSI Design NITM,Gwalior M.P. India 474001 2 Asst Prof. EC Dept.,
More informationDigital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology
K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm
More informationTECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018
TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018 Paper Setter Detail Name Designation Mobile No. E-mail ID Raina Modak Assistant Professor 6290025725 raina.modak@tib.edu.in
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationActive Technology for Communication Circuits
EECS 242: Active Technology for Communication Circuits UC Berkeley EECS 242 Copyright Prof. Ali M Niknejad Outline Comparison of technology choices for communication circuits Si npn, Si NMOS, SiGe HBT,
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationLecture 4. MOS transistor theory
Lecture 4 MOS transistor theory 1.7 Introduction: A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage
More informationDesign of High Gain Two stage Op-Amp using 90nm Technology
Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage
More information55:041 Electronic Circuits
55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationTechnology-Independent CMOS Op Amp in Minimum Channel Length
Technology-Independent CMOS Op Amp in Minimum Channel Length A Thesis Presented to The Academic Faculty by Susanta Sengupta In Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy
More informationLecture 2, Amplifiers 1. Analog building blocks
Lecture 2, Amplifiers 1 Analog building blocks Outline of today's lecture Further work on the analog building blocks Common-source, common-drain, common-gate Active vs passive load Other "simple" analog
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationExperiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:
Experiment 3 3 MOSFET Drain Current Modeling 3.1 Summary In this experiment I D vs. V DS and I D vs. V GS characteristics are measured for a silicon MOSFET, and are used to determine the parameters necessary
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More information4: Transistors Non idealities
4: Transistors Non idealities Inversion Major cause of non-idealities/complexities: Who controls channel (and how)? Large Body(Substrate) Source Voltage V G V SB - - - - - - - - n+ n+ - - - - - - - - -
More information6.012 Microelectronic Devices and Circuits
Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;
More informationStudent Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004
Student Lecture by: Giangiacomo Groppi Joel Cassell Pierre Berthelot September 28 th 2004 Lecture outline Historical introduction Semiconductor devices overview Bipolar Junction Transistor (BJT) Field
More informationMOS Capacitance and Introduction to MOSFETs
ECE-305: Fall 2016 MOS Capacitance and Introduction to MOSFETs Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu 11/4/2016 Pierret,
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number
More information55:041 Electronic Circuits
55:041 Electronic Circuits Mosfet Review Sections of Chapter 3 &4 A. Kruger Mosfet Review, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width 1 10-6 m or less Thickness 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationBasic Fabrication Steps
Basic Fabrication Steps and Layout Somayyeh Koohi Department of Computer Engineering Adapted with modifications from lecture notes prepared by author Outline Fabrication steps Transistor structures Transistor
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationEE Analog and Non-linear Integrated Circuit Design
University of Southern California Viterbi School of Engineering Ming Hsieh Department of Electrical Engineering EE 479 - Analog and Non-linear Integrated Circuit Design Instructor: Ali Zadeh Email: prof.zadeh@yahoo.com
More informationLow Transistor Variability The Key to Energy Efficient ICs
Low Transistor Variability The Key to Energy Efficient ICs 2 nd Berkeley Symposium on Energy Efficient Electronic Systems 11/3/11 Robert Rogenmoser, PhD 1 BEES_roro_G_111103 Copyright 2011 SuVolta, Inc.
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationEJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre
EJECICIOS DE COMPONENTES ELECTÓNICOS. 1 er cuatrimestre 2 o Ingeniería Electrónica Industrial Juan Antonio Jiménez Tejada Índice 1. Basic concepts of Electronics 1 2. Passive components 1 3. Semiconductors.
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More informationGRAPHIC ERA UNIVERSITY DEHRADUN
GRAPHIC ERA UNIVERSITY DEHRADUN Name of Department: - Electronics and Communication Engineering 1. Subject Code: TEC 2 Course Title: CMOS Analog Circuit Design 2. Contact Hours: L: 3 T: 1 P: 3. Examination
More information6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers
6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers Massachusetts Institute of Technology February 17, 2005 Copyright 2005
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationLecture 030 ECE4430 Review III (1/9/04) Page 030-1
Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 7-1 Simplest Model of MOSFET (from EE16B) 7-2 CMOS Inverter 7-3 CMOS NAND
More informationCharacterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction
2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationAnalog Performance of Scaled Bulk and SOI MOSFETs
Analog Performance of Scaled and SOI MOSFETs Sushant S. Suryagandh, Mayank Garg, M. Gupta, Jason C.S. Woo Department. of Electrical Engineering University of California, Los Angeles CA 99, USA. woo@icsl.ucla.edu
More informationJFET 101, a Tutorial Look at the Junction Field Effect Transistor 8May 2007, edit 2April2016, Wes Hayward, w7zoi
JFET 101, a Tutorial Look at the Junction Field Effect Transistor 8May 2007, edit 2April2016, Wes Hayward, w7zoi FETs are popular among experimenters, but they are not as universally understood as the
More informationAdvanced MOSFET Basics. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Advanced MOSFET Basics Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
More informationCharge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s
Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s Michelly de Souza 1 and Marcelo Antonio Pavanello 1,2 1 Laboratório de Sistemas Integráveis,
More informationAdvanced MOSFET Basics. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Advanced MOSFET Basics Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
More informationIntroduction to the Long Channel MOSFET. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Introduction to the Long Channel MOSFET Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee Electrical and 82 Lomb Memorial Drive Rochester,
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More information1 Introduction to analog CMOS design
1 Introduction to analog CMOS design This chapter begins by explaining briefly why there is still a need for analog design and introduces its main tradeoffs. The need for accurate component modeling follows.
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits
ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed
More informationDesign and Layout of Two Stage High Bandwidth Operational Amplifier
Design and Layout of Two Stage High Bandwidth Operational Amplifier Yasir Mahmood Qureshi Abstract This paper presents the design and layout of a two stage, high speed operational amplifiers using standard
More informationSub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET
Microelectronics and Solid State Electronics 2013, 2(2): 24-28 DOI: 10.5923/j.msse.20130202.02 Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET Keerti Kumar. K
More informationWeek 7: Common-Collector Amplifier, MOS Field Effect Transistor
EE 2110A Electronic Circuits Week 7: Common-Collector Amplifier, MOS Field Effect Transistor ecture 07-1 Topics to coer Common-Collector Amplifier MOS Field Effect Transistor Physical Operation and I-V
More information