IC Power Delivery Modeling
|
|
|
- Dina Lyons
- 6 years ago
- Views:
Transcription
1 MOCHA (MOdelling and CHAracterization for SiP Signal and Power Integrity Analysis) IC Power Delivery Modeling IBIS Summit 2011 May 11, Naples (Italy) Presenters: A. Girardi (Numonyx Italy Srl), B. I. Stievano (Politecnico di Torino) Contributors: I.S. Stievano, L. Rigazio, F.G. Canavero, (Politecnico di Torino, Italy) T.R. Cunha, J.C. Pedro, H.M. Teixeira, (Instituto de Telecomunicacoes, Portugal) A. Girardi, R. Izzi, F. Vitale (Numonyx Italy S.r.l, Italy)
2 MOCHA (MOdelling and CHAracterization for SiP Signal and Power Integrity Analysis) The MOCHA project was focused on developing accurate models and viable simulation and measurement solutions for SiP design verification.
3 MOCHA is a STREP project funded by the European Community under the Seventh Framework Programme. It addresses the FP7 ICT call objectives. The MOCHA project work plan is organized into four major work packages, WP1, WP2, WP3, WP4, which logically define the different fields that have to be addressed in order to achieve the expected technical goals. WP1 - IC power integrity model WP2 - IC buffers' innovative modelling approach WP3 - SiP design and verification EDA platform WP4 - SiP signal integrity measurement platform
4 Consortium Partners Numonyx Italy Srl (Italy) (now Micron) Project Coordinator Cadence (Germany) - CAD Vendor Agilent (Belgium) - CAD Vendor Politecnico di Torino (Italy) - European University Instituto de Telecomunicacoes (Portugal) - European University Microwave Characterization Center (France) - SME
5 IC Power Integrity Model Work Package 1
6 Motivation IC power supply model suggested by ICEM How can we compute model parameters from measured data? Can we improve the model for a specific class of devices?
7 Contributions PACKAGE I/O BUFFERS I/O POWER RAIL CORE POWER DELIVERY NETWORK SWITCHING ACTIVITY CURRENT IC CORE POWER DELIVERY NETWORK
8 arg(skj) Skj db I/O Power Rail Modeling Model structure: cascade connection of lumped RLC cells Detailed information on the internal structure On-chip measurements 0-50 S11 meas. S12 meas S11 sim S12 sim f Hz (log scale)
9 IC Core Power Delivery Modeling Model structure: Equivalent impedance of a Norton equivalent Detailed information on the internal structure On-chip measurements On-board measurements Smooth capacitive behavior (i.e., Ze 1/sC)
10 IC Core Power Delivery Modeling Model structure: Equivalent impedance, cont d Ideal setup Detailed information on the internal structure On-chip measurements On-board measurements [1] Z e from S11 measurements with or without the IC mounted on the board [1] I.S. Stievano, L. Rigazio, F.G. Canavero, T.R. Cunha, J.C. Pedro, H.M. Teixeira, A. Girardi, R. Izzi, F. Vitale, "Behavioral modeling of IC memories from measured data, IEEE Transaction on Instrumentation and Measurements (in press).
11 IC Core Power Delivery Modeling Model structure: Equivalent impedance, cont d...from on-board measurements Test board (implementing the ideal setup) Impedance seen from SMA 1
12 I VSS (ma) DQ0 (V) IC Core Power Delivery Modeling Model structure: Current source A(s) / a(t) from detailed information A(s) / a(t) from measurements a(t) either from numerical simulation or provided by the IC vendor 2 DDR VSS current Time ( s)
13 IC Core Power Delivery Modeling Model structure: Current source, cont d A(s) / a(t) from detailed information A(s) / a(t) from measurements Ideal setup (the same for impedance estimation) SMA 1 for current measurement A(s) cannot be measured Post processing of I SS required (see [1]) [1] I.S. Stievano, L. Rigazio, F.G. Canavero, T.R. Cunha, J.C. Pedro, H.M. Teixeira, A. Girardi, R. Izzi, F. Vitale, "Behavioral modeling of IC memories from measured data, IEEE Transaction on Instrumentation and Measurements (in press).
14 IC Core Power Delivery Modeling Model structure: Current source, cont d Current measurement via the 1Ω probe method defined in the IEC [2] Effective solution among alternative methods [3] [2] International Electro-technical Commission, IEC Part 4: Measurement of conducted emission - 1 /150 direct coupling method, [3] F. Fiori, F. Musolino, Comparison of IC Conducted Emission Measurement Methods, IEEE Trans. On Instrumentation and Measurement, Vol. 52, No. 3, pp , June 2003
15 IC Core Power Delivery Modeling Model structure: Current source, cont d 1Ω probe tip erase program
16 Validation Good agreement between measurements and simulations (switching activity current) Simulation Measurements
17 Validation Good agreement between measurements and simulations (simultaneous switching output) NOR Test-case LPDDR 133MHz I/O I/O VDDQ VDDQ [2] T.R. Cunha, J.C. Pedro, H.M. Teixeira, I.S. Stievano, L. Rigazio, F.G. Canavero, R. Izzi, F. Vitale, A. Girardi, Validation by Measurements of a IC Modeling Approach for SiP Applications," submitted for possible publication in the IEEE Transactions of Advanced Packaging.
18 Conclusions A methodology for extracting an IC power integrity model by simulation and measurement has been defined: Distributed model (cascade connection of lumped cells) for I/O power rail Lumped model for IC core power rail IC core switching activity model Every simulation model element was validated by measurement (good agreement) Whole power integrity model validated by actual SSO measurements
19 Contacts MOCHA Project website: Contact Role Partner / Telephone Antonio Girardi Project Coordinator Numonyx Italy S.r.l. (now Micron) agirardi@micron.com Roberto Izzi WP1 Coordinator Numonyx Italy S.r.l. (now Micron) rizzi@micron.com Igor Simone Stievano WP2 Coordinator Politecnico di Torino igor.stievano@polito.it Heiko Dudek WP3 Coordinator Cadence Design Systems Gmbh heikod@cadence.com Nicolas Vellas WP4 Coordinator Microwave Characterization Centre nicolas.vellas@mc2- technologies.com Telmo Cunha IT technical contact Instituto de Telecomunicações trcunha@ua.pt Jan Van Hese Agilent technical contact Agilent Technologies Belgium NV jan_vanhese@agilent.com
20 Q&A
EMI Reduction on an Automotive Microcontroller
EMI Reduction on an Automotive Microcontroller Design Automation Conference, July 26 th -31 st, 2009 Patrice JOUBERT DORIOL 1, Yamarita VILLAVICENCIO 2, Cristiano FORZAN 1, Mario ROTIGNI 1, Giovanni GRAZIOSI
IBIS in Academia Update
IBIS in Academia Update Bob Ross bob@teraspeed.com European IBIS Summit Sorrento, Italy May 16, 2012 Page 1 (Updated from June, 2011 DAC IBIS Summit) Introduction IBIS in academia, technical literature,
Comparison of IC Conducted Emission Measurement Methods
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 3, JUNE 2003 839 Comparison of IC Conducted Emission Measurement Methods Franco Fiori, Member, IEEE, and Francesco Musolino, Member, IEEE
Power- Supply Network Modeling
Power- Supply Network Modeling Jean-Luc Levant, Mohamed Ramdani, Richard Perdriau To cite this version: Jean-Luc Levant, Mohamed Ramdani, Richard Perdriau. Power- Supply Network Modeling. INSA Toulouse,
High Speed Design Issues and Jitter Estimation Techniques. Jai Narayan Tripathi
High Speed Design Issues and Jitter Estimation Techniques Jai Narayan Tripathi (jainarayan.tripathi@st.com) Outline Part 1 High-speed Design Issues Signal Integrity Power Integrity Jitter Power Delivery
MPC 5534 Case study. E. Sicard (1), B. Vrignon (2) Toulouse France. Contact : web site :
MPC 5534 Case study E. Sicard (1), B. Vrignon (2) (1) INSA-GEI, 135 Av de Rangueil 31077 Toulouse France (2) Freescale Semiconductors, Toulouse, France Contact : etienne.sicard@insa-toulouse.fr web site
Signal Integrity Modeling and Simulation for IC/Package Co-Design
Signal Integrity Modeling and Simulation for IC/Package Co-Design Ching-Chao Huang Optimal Corp. October 24, 2004 Why IC and package co-design? The same IC in different packages may not work Package is
Modeling the Radiated Emission of Micro-controllers
Modeling the Radiated Emission of Micro-controllers Etienne Sicard etienne.sicard@insa-tlse.fr http://intrage.insa-tlse.fr/~etienne Christian MAROT André PEYRE LAVIGNE Claude HUET Etienne SICARD AUTOMOTIVE
MSPP Page 1. MSPP Competencies in SiP Integration for Wireless Applications
MSPP Page 1 MSPP Competencies in SiP Integration for Wireless Applications MSPP Page 2 Outline Design, simulation and measurements tools MSPP competencies in electrical design and modeling Embedded passive
Development and Validation of a Microcontroller Model for EMC
Development and Validation of a Microcontroller Model for EMC Shaohua Li (1), Hemant Bishnoi (1), Jason Whiles (2), Pius Ng (3), Haixiao Weng (2), David Pommerenke (1), and Daryl Beetner (1) (1) EMC lab,
Si-Interposer Collaboration in IC/PKG/SI. Eric Chen
Si-Interposer Collaboration in IC/PKG/SI Eric Chen 4/Jul/2014 Design Overview U-bump Logic IC Mem IC C4 bump Logic IC Silicon/Organic substrate Interposer Mem IC CAP Package substrate Solder Ball VRM BGA
PDS Impact for DDR Low Cost Design
PDS Impact for DDR3-1600 Low Cost Design Jack W.C. Lin Sr. AE Manager jackl@cadence.com Aug. g 13 2013 Cadence, OrCAD, Allegro, Sigrity and the Cadence logo are trademarks of Cadence Design Systems, Inc.
Present and future of I/O-buffer behavioral macromodels
Present and future of I/O-buffer behavioral macromodels Gianni Signorini, Claudio Siviero, Mihai Telescu, Igor Stievano To cite this version: Gianni Signorini, Claudio Siviero, Mihai Telescu, Igor Stievano.
When Should You Apply 3D Planar EM Simulation?
When Should You Apply 3D Planar EM Simulation? Agilent EEsof EDA IMS 2010 MicroApps Andy Howard Agilent Technologies 1 3D planar EM is now much more of a design tool Solves bigger problems and runs faster
Advances on the ICEM model for Emission of Integrated Circuits
Advances on the ICEM model for Emission of Integrated Circuits Sébastien Calvet sebastien.calvet@motorola.com sebastien.calvet@insa-tlse.fr http://intrage.insa-tlse.fr/~etienne Christian MAROT André PEYRE
Modelling electromagnetic field coupling from an ESD gun to an IC
Modelling electromagnetic field coupling from an ESD gun to an IC Ji Zhang #1, Daryl G Beetner #2, Richard Moseley *3, Scott Herrin *4 and David Pommerenke #5 # EMC Laboratory, Missouri University of Science
SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity
DESIGNCON 2009 SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity Vishram S. Pandit, Intel Corporation [vishram.s.pandit@intel.com, (916)356-2059] Ashish N. Pardiwala, Intel Corporation
Using ICEM Model Expert to Predict TC1796 Conducted Emission
Using ICEM Model Expert to Predict TC1796 Conducted Emission E. Sicard (1), L. Bouhouch (2) (1) INSA-GEI, 135 Av de Rangueil 31077 Toulouse France (2) ESTA Agadir, Morroco Contact : etienne.sicard@insa-toulouse.fr
An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation
An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation Also presented at the January 31, 2005 IBIS Summit SIGRITY, INC. Sam Chitwood Raymond Y. Chen Jiayuan Fang March 2005
Todd Hubing. Clemson University. Cabin Environment Communication System. Controls Airbag Entertainment Systems Deployment
Automotive Component Measurements for Determining Vehicle-Level Radiated Emissions Todd Hubing Michelin Professor of Vehicular Electronics Clemson University Automobiles are Complex Electronic Systems
3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB
3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB Tae Hong Kim, Hyungsoo Kim, Jun So Pak, and Joungho Kim Terahertz
Introduction to EMI/EMC Challenges and Their Solution
Introduction to EMI/EMC Challenges and Their Solution Dr. Hany Fahmy HSD Application Expert Agilent Technologies Davy Pissort, K.U. Leuven Charles Jackson, Nvidia Charlie Shu, Nvidia Chen Wang, Nvidia
Taking the Mystery out of Signal Integrity
Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com
Use of on-chip sampling sensor to evaluate conducted RF disturbances propagated inside an integrated circuit
Use of on-chip sampling sensor to ealuate conducted RF disturbances propagated inside an integrated circuit M. Deobarro 1, 2 (PhD-2) B. Vrignon 1, S. Ben Dhia 2, A. Boyer 2 1 Freescale Semiconductor 2
MONOLITHIC INTEGRATION OF RF MEMS SWITCH AND GAAS-MMIC PROCESS FOR RF SENSING APPLICATIONS
MONOLITHIC INTEGRATION OF RF MEMS SWITCH AND GAAS-MMIC PROCESS FOR RF SENSING APPLICATIONS B. Grandchamp, H. Maher, P. Frijlink OMMIC 2, chemin du Moulin, BP11, 94453 Limeil-Brevannes cedex, France E-mail
Microwave measurements for planar circuits and components: State of the art and future directions. Dr. Uwe Arz PTB
Microwave measurements for planar circuits and components: State of the art and future directions Dr. Uwe Arz PTB Outline Previous work at PTB The EMPIR Initiative EMPIR Project 14IND02 PlanarCal 2 Why
TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.
TITLE Topic: o Nam elementum commodo mattis. Pellentesque Capturing (LP)DDR4 Interface PSIJ and RJ Performance malesuada blandit euismod. Topic: John Ellis, Synopsys, Inc. o o Nam elementum commodo mattis.
Systematic Power Line EMI Filter Design for SMPS
Systematic Power Line EMI Filter Design for SMPS uttipon Tarateeraseth ollege of Data Storage Innovation King Mongkut's Institute of Technology Ladkrabang Bangkok Thailand ktvuttip@kmitl.ac.th Kye Yak
Adding On-Chip Capacitance in IBIS Format for SSO Simulation
Adding On-Chip Capacitance in IBIS Format for SSO Simulation Raymond Y. Chen SIGRITY, Inc. Jan. 2004 DesignCon 2004 - IBIS Summit Presentation Agenda 1. Is IBIS good for SSO simulation 2. SSO simulation
PARTNERSEARCH OFFERS FOR EUROPEAN PROJECTS
EARCH OFFERS FOR EUROPEAN PROJECTS Topics (click on them to go to the section): Number of offers 1. Cost..............2 2. EcoInnovation............2 3. EUREKA...3 4. Information and Communication Technologies.....1
Microelectronic sensors for impedance measurements and analysis
Microelectronic sensors for impedance measurements and analysis Ph.D in Electronics, Computer Science and Telecommunications Ph.D Student: Roberto Cardu Ph.D Tutor: Prof. Roberto Guerrieri Summary 3D integration
P603-1 / P750 set. RF conducted measurement IEC
User manual Probe set set RF conducted measurement IEC 61967-4 Copyright July 2016 LANGER GmbH 2016.07.28 User manual P603-1+P750 GM CS Kö.doc Table of contents: Page 1 General description 3 2 P603-1 probe
Signal integrity means clean
CHIPS & CIRCUITS As you move into the deep sub-micron realm, you need new tools and techniques that will detect and remedy signal interference. Dr. Lynne Green, HyperLynx Division, Pads Software Inc The
EMI Modeling of a 32-bit Microcontroller in Wait Mode
EMI Modeling of a 32-bit Microcontroller in Wait Mode Jean-Pierre Leca 1,2, Nicolas Froidevaux 1, Henri Braquet 2, Gilles Jacquemod 2 1 STMicroelectronics, 2 LEAT, UMR CNRS-UNS 6071 BMAS 2010 San Jose,
Keysight Technologies P9400A/C Solid State PIN Diode Transfer Switches
Keysight Technologies P9400A/C Solid State PIN Diode Transfer Switches P9400A 100 MHz to 8 GHz PIN transfer switch P9400C 100 MHz to 18 GHz PIN transfer switch Technical Overview Key Features Minimize
Evaluation of Package Properties for RF BJTs
Application Note Evaluation of Package Properties for RF BJTs Overview EDA simulation software streamlines the development of digital and analog circuits from definition of concept and estimation of required
Measurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors
Measurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors Summary Introduction Capacitors All IC power systems require some level of passive decoupling. The ability to accurately
PUBLISHABLE FINAL ACTIVITY REPORT
SCRATCH PHASE IV Support for SMEs Collaborative Aeronautical Technical Research Contract N : ASA3-CT-2004-510981 Specific Support Action Specific Programme: Integrating and strengthening the ERA Thematic
FDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits
FDTD Analysis of High-Speed Cells in Silicon Integrated Circuits Neven Orhanovic and Norio Matsui Applied Simulation Technology Gateway Place, Suite 8 San Jose, CA 9 {neven, matsui}@apsimtech.com Abstract
Constructing conducted emission models for integrated circuits
Scholars' Mine Masters Theses Student Research & Creative Works Fall 2013 Constructing conducted emission models for integrated circuits Shuai Jin Follow this and additional works at: http://scholarsmine.mst.edu/masters_theses
Agilent EEsof EDA.
Agilent EEsof EDA This document is owned by Agilent Technologies, but is no longer kept current and may contain obsolete or inaccurate references. We regret any inconvenience this may cause. For the latest
Probing Techniques for Signal Performance Measurements in High Data Rate Testing
Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal
Course Introduction Purpose Objectives Content Learning Time
Course Introduction Purpose This course discusses techniques for analyzing and eliminating noise in microcontroller (MCU) and microprocessor (MPU) based embedded systems. Objectives Learn about a method
Differential Probes P6248 P6247 P6246 Datasheet
Differential Probes P6248 P6247 P6246 Datasheet P6247 key performance specifications 1.0 GHz bandwidth (guaranteed) P6246 key performance specifications 400 MHz bandwidth (guaranteed) Key features Low
Digital Cultural Heritage Roadmap for Preservation
Digital Cultural Heritage Roadmap for Preservation Background The project DCH-RP Digital Cultural Heritage Roadmap for Preservation is a coordination action supported by the European Commission under the
Characterization and modelling of EMI susceptibility in integrated circuits at high frequency
Characterization and modelling of EMI susceptibility in integrated circuits at high frequency Ignacio Gil* and Raúl Fernández-García Department of Electronic Engineering UPC. Barcelona Tech Colom 1, 08222
Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting
Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting C. Guardiani, C. Forzan, B. Franzini, D. Pandini Adanced Research, Central R&D, DAIS,
Obsolete Product(s) - Obsolete Product(s)
SYNCHRONOUS PRESETTABLE 4-BIT COUNTER HIGH SPEED: f MAX = 250MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 8µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL = 0.8V (MAX.)
Effect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
Power integrity is more than decoupling capacitors The Power Integrity Ecosystem. Keysight HSD Seminar Mastering SI & PI Design
Power integrity is more than decoupling capacitors The Power Integrity Ecosystem Keysight HSD Seminar Mastering SI & PI Design Signal Integrity Power Integrity SI and PI Eco-System Keysight Technologies
Modeling and Practical Suggestions to Improve ESD Immunity Test Repeatability
17 th Symposium IMEKO TC, 3 rd Symposium IMEKO TC 19 and 15 th IWDC Workshop Sept. -1, 1, Kosice, Slovakia Modeling and Practical Suggestions to Improve ESD Immunity Test Repeatability. Morando 1, M. Borsero,.
New LDMOS Model Delivers Powerful Transistor Library Part 1: The CMC Model
From October 2004 High Frequency Electronics Copyright 2004, Summit Technical Media, LLC New LDMOS Model Delivers Powerful Transistor Library Part 1: The CMC Model W. Curtice, W.R. Curtice Consulting;
HCF4094B 8 STAGE SHIFT AND STORE BUS REGISTER WITH 3-STATE OUTPUTS
8 STAGE SHIFT AND STORE BUS REGISTER WITH 3-STATE OUTPUTS 3-STATE PARALLEL OUTPUTS FOR CONNECTION TO COMMON BUS SEPARATE SERIAL OUTPUTS SYNCHRONOUS TO BOTH POSITIVE AND NEGATIVE CLOCK EDGES FOR CASCADING
Electrical Characterization of a 64 Ball Grid Array Package
EMC Europe - Hamburg, 8 th September 008 Summary Electrical Characterization of a 64 Ball Grid Array A. Boyer (), E. Sicard (), M. Fer (), L. Courau () () LATTIS - INSA of Toulouse - France () ST-Microelectronics
Millimeter-Wave Amplifiers for E- and V-band Wireless Backhaul Erik Öjefors Sivers IMA AB
Millimeter-Wave Amplifiers for E- and V-band Wireless Backhaul Erik Öjefors Sivers IMA AB THz-Workshop: Millimeter- and Sub-Millimeter-Wave circuit design and characterization 26 September 2014, Venice
How the Braid Impedance of Instrumentation Cables Impact PI and SI Measurements
How the Braid Impedance of Instrumentation Cables Impact PI and SI Measurements Istvan Novak (*), Jim Nadolny (*), Gary Biddle (*), Ethan Koether (**), Brandon Wong (*) (*) Samtec, (**) Oracle This session
Leakage Power Minimization in Deep-Submicron CMOS circuits
Outline Leakage Power Minimization in Deep-Submicron circuits Politecnico di Torino Dip. di Automatica e Informatica 1019 Torino, Italy enrico.macii@polito.it Introduction. Design for low leakage: Basics.
InfiniiMax III probing system
InfiniiMax III probing system Data Sheet World s highest speed and highest performing probe system Full 30 GHz bandwidth to the probe tip Industry s lowest probe and scope system noise Industry s highest
As all PMK probes the PML 751-RO features CeramCore TM technology. The entire probe
High impedance passive probe Features: 2.5 mm Diameter Tip Useable with any 50 Ω Instrument Interchangeable Spring Contact Tip IC Contacting System 0.5 to 1.27 mm pitch PMK introduces a new universal 10:1
Operational Amplifier with Two-Stage Gain-Boost
Proceedings of the 6th WSEAS International Conference on Simulation, Modelling and Optimization, Lisbon, Portugal, September 22-24, 2006 482 Operational Amplifier with Two-Stage Gain-Boost FRANZ SCHLÖGL
Agilent InfiniiMax III probing system
Agilent InfiniiMax III probing system Data Sheet World s highest speed and highest performing probe system Full 30 GHz bandwidth to the probe tip Industry s lowest probe and scope system noise Industry
74V1G79CTR SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP HIGH SPEED: f MAX = 180MHz (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH =V NIL = 28% V CC (MIN.) POWER
Track side measuring system: prototype implementation Malching
Track side measuring system: prototype implementation Malching 2007 - EUROPAC project partners 1 Introduction to EUROPAC EUROPAC is gathering major European railway stakeholders around a research project
Using a Network and Impedance Analyzer to Evaluate 13.56 MHz RFID Tags and Readers/Writers Silicon Investigations Repair Information - Contact Us 920-955-3693 www.siliconinvestigations.com Application
Obsolete Product(s) - Obsolete Product(s)
SINGLE 2-INPUT NOR GATE HIGH SPEED: t PD = 3.6ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH =V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON INPUTS
MEMS On-wafer Evaluation in Mass Production Testing At the Earliest Stage is the Key to Lowering Costs
MEMS On-wafer Evaluation in Mass Production Testing At the Earliest Stage is the Key to Lowering Costs Application Note Recently, various devices using MEMS technology such as pressure sensors, accelerometers,
Obsolete Product(s) - Obsolete Product(s)
SINGLE INVERTER (OPEN DRAIN) HIGH SPEED: t PD = 3.7ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH =V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON
EK307 Passive Filters and Steady State Frequency Response
EK307 Passive Filters and Steady State Frequency Response Laboratory Goal: To explore the properties of passive signal-processing filters Learning Objectives: Passive filters, Frequency domain, Bode plots
Politecnico di Torino. Porto Institutional Repository
Politecnico di Torino Porto Institutional Repository [Proceeding] Development of a front-end electronics for an innovative monitor chamber for high-intensity charged particle beams Original Citation: Guarachi,
High-impedance Buffer Amplifier System
High-impedance Buffer Amplifier System TCA-1MEG Data Sheet Features & Benefits Bandwidth - DC to 500 MHz Input Impedance - 1 MΩ /10pF Bandwidth Limiting - Full/100 MHz/20 MHz Input Coupling - DC/AC/GND
Characterization of Integrated Circuits Electromagnetic Emission with IEC
Characterization of Integrated Circuits Electromagnetic Emission with IEC 61967-4 Bernd Deutschmann austriamicrosystems AG A-8141 Unterpremstätten, Austria bernd.deutschmann@ieee.org Gunter Winkler University
74V1G00CTR SINGLE 2-INPUT NAND GATE
SINGLE 2-INPUT NAND GATE HIGH SPEED: t PD = 3.7ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH =V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON INPUTS
74AC161B SYNCHRONOUS PRESETTABLE 4-BIT COUNTER
SYNCHRONOUS PRESETTABLE 4-BIT COUNTER HIGH SPEED: f MAX = 125MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 8µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) 50Ω TRANSMISSION
Order code Temperature range Package Packaging Marking
Single 8-channel analog multiplexer/demultiplexer Datasheet production data Features Low ON resistance: 125 Ω (typ.) Over 15 V p.p signal-input range for: V DD - V EE = 15 V High OFF resistance: channel
N2750A/51A/52A InfiniiMode Differential Active Probes
N2750A/51A/52A InfiniiMode Differential Active Probes Data Sheet Key Features Measurement Versatility 1.5 GHz, 3.5 GHz, and 6 GHz probe bandwidth models Dual attenuation ratio (2:1/10:1) High input resistance
Next Generation AT-Cut Quartz Crystal Sensing Devices
Sensors 011, 11, 4474-448; doi:10.3390/s110504474 OPEN ACCESS sensors ISSN 144-80 www.mdpi.com/journal/sensors Article Next Generation AT-Cut Quartz Crystal Sensing Devices Vojko Matko Faculty of Electrical
Obsolete Product(s) - Obsolete Product(s)
SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP HIGH SPEED: f MAX = 180MHz (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V(MIN),V IL =0.8V(MAX)
True Differential IBIS model for SerDes Analog Buffer
True Differential IBIS model for SerDes Analog Buffer Shivani Sharma, Tushar Malik, Taranjit Kukal IBIS Asia Summit Shanghai, China Nov. 14, 2014 Agenda Overview of Differential IBIS Description of test-case
74ACT240TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED) HIGH SPEED: t PD = 5ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL = 0.8V
I DDQ Current Testing
I DDQ Current Testing Motivation Early 99 s Fabrication Line had 5 to defects per million (dpm) chips IBM wanted to get 3.4 defects per million (dpm) chips Conventional way to reduce defects: Increasing
A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS
A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS Marc van Heijningen, John Compiet, Piet Wambacq, Stéphane Donnay and Ivo Bolsens IMEC
FP7 AAT Level 0. FP7 AAT Level 0. Roberto Bojeri. Workshop ACARE Italia. Torino, 17 Maggio 2012
FP7 AAT Level 0 Roberto Bojeri Workshop ACARE Italia Torino, 17 Maggio 2012 1 Content: questions answered by this presentation Perché? 1. Scope of the Level 0 Cosa? 2. The new "instrument" Level 0 Dove?
doi: info:doi/ /icpe
doi: info:doi/0.09/cpe.205.76825 New Measurement Base De-embedded Load Model for Power Delivery Network Design Motochika Okano,2, Koji Watanabe 3, Masamichi Naitoh, and chiro Omura Kyushu nstitute of Technology,
74V1T00CTR SINGLE 2-INPUT NAND GATE
SINGLE 2-INPUT NAND GATE HIGH SPEED: t PD = 5.0ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V(MIN),V IL =0.8V(MAX) POWER DOWN PROTECTION
Obsolete Product(s) - Obsolete Product(s)
SINGLE 2-INPUT NAND GATE HIGH SPEED: t PD = 5.0ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V(MIN),V IL =0.8V(MAX) POWER DOWN PROTECTION
74AC10B TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE HIGH SPEED: t PD = 4ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) 50Ω TRANSMISSION LINE DRIVING
ESDARF03-1BF3. Ultralow capacitance ESD protection for antenna. Features. Applications. Description. Benefits. Complies with the following standards
Ultralow capacitance ESD protection for antenna Features ultralow diode capacitance 0.6 pf Single line, protected against 15 kv ESD breakdown voltage V BR = 6.0 V min. Flip Chip 400 µm pitch, lead-free
Obsolete Product(s) - Obsolete Product(s)
TRIPLE 3-INPUT NOR GATE HIGH SPEED: t PD = 4.1 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON
74AC00B QUAD 2-INPUT NAND GATE
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 4ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) 50Ω TRANSMISSION LINE DRIVING
LM158,A-LM258,A LM358,A
,A-LM258,A LM358,A LOW POWER DUAL OPERATIONAL AMPLIFIERS INTERNALLY FREQUENCY COMPENSATED LARGE DC VOLTAGE GAIN: 1dB WIDE BANDWIDTH (unity gain): 1.1MHz (temperature compensated) VERY LOW SUPPLY CURRENT/OP
CLASS-C POWER AMPLIFIER DESIGN FOR GSM APPLICATION
CLASS-C POWER AMPLIFIER DESIGN FOR GSM APPLICATION Lopamudra Samal, Prof K. K. Mahapatra, Raghu Ram Electronics Communication Department, Electronics Communication Department, Electronics Communication
74VHC174 HEX D-TYPE FLIP FLOP WITH CLEAR
HEX D-TYPE FLIP FLOP WITH CLEAR HIGH SPEED: f MAX = 175MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION
74ACT00B QUAD 2-INPUT NAND GATE
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 4.5ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL = 0.8V (MAX.) 50Ω TRANSMISSION
Digital Potentiometers Selection Guides Don t Tell the Whole Story
Digital Potentiometers Page - 1 - of 10 Digital Potentiometers Selection Guides Don t Tell the Whole Story by Herman Neufeld, Business Manager, Europe Maxim Integrated Products Inc., Munich, Germany Since
Thank you for downloading one of our ANSYS whitepapers we hope you enjoy it.
Thank you! Thank you for downloading one of our ANSYS whitepapers we hope you enjoy it. Have questions? Need more information? Please don t hesitate to contact us! We have plenty more where this came from.
Using Sonnet EM Analysis with Cadence Virtuoso in RFIC Design. Sonnet Application Note: SAN-201B July 2011
Using Sonnet EM Analysis with Cadence Virtuoso in RFIC Design Sonnet Application Note: SAN-201B July 2011 Description of Sonnet Suites Professional Sonnet Suites Professional is an industry leading full-wave
On the Development of Tunable Microwave Devices for Frequency Agile Applications
PIERS ONLINE, VOL. 4, NO. 7, 28 726 On the Development of Tunable Microwave Devices for Frequency Agile Applications Jia-Sheng Hong and Young-Hoon Chun Department of Electrical, Electronic and Computer
EM Insights Series. Episode #1: QFN Package. Agilent EEsof EDA September 2008
EM Insights Series Episode #1: QFN Package Agilent EEsof EDA September 2008 Application Overview Typical situation IC design is not finished until it is packaged. It is now very important for IC designers
INVESTIGATION ON EMI EFFECTS IN BANDGAP VOLTAGE REFERENCES
INVETIATION ON EMI EFFECT IN BANDAP VOLTAE REFERENCE Franco Fiori, Paolo Crovetti. To cite this version: Franco Fiori, Paolo Crovetti.. INVETIATION ON EMI EFFECT IN BANDAP VOLTAE REFERENCE. INA Toulouse,
An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure
An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure Xi Li 1, Zheng Ren 2, Yanling Shi 1 1 East China Normal University Shanghai 200241 People s Republic of China 2 Shanghai