Designing Stable Digital Power Supplies. Dr Ali Shirsavar Biricha Digital Power Ltd
|
|
- Dwayne Austin
- 6 years ago
- Views:
Transcription
1 Deigning Stable Digital Power Sulie Dr Ali Shiravar Biricha Digital Power Ltd Biricha Digital Power 0
2 Agenda Welcome and Introduction Introduction to digital ower Benefit of digital ower Digital ower challenge How can I hel with your DPS Deign Digital Power olution, develoment tool, board and oftware from I Suort from I on your deign including digital ower training though Biricha Digital Power Ste by te digital ower deign guideline Deigning our firt digital ower uly Converting analog controller into digital uing bilinear tranform Phae margin eroion and tability in your ower ulie Demontration of changing the loo' behaviour on the fly under digital control Quetion and Anwer Biricha Digital Power 0
3 he Need for Power Management Renewable Energy Generation elecom Digital Power AC Drive, Indutrial & Conumer Motor Control Automotive Radar & Electric Power Steering Power Management Power Line Communication Conumer & Automotive Digital Power Lighting Biricha Digital Power 0
4 Introduction to Digital Power In analog world: Advantage High bandwidth/reolution Low cot heory well defined and undertood Gate Driver Challenge Comonent drift/aging/tolerance Hardware baed - not flexible Limited to claical control theory only No intelligent control over erformance Number of ower tage/toologie i more limited Large BoM for comlex ytem Analog Controller (e.g.85) + comenation network + timing comonent Biricha Digital Power 0 4
5 Introduction to Digital Power In digital world: Advantage Inenitive to environment (tem, drift, ) S/W rogrammable / flexible olution (i.e. one deign for multile ulie) Advanced control oible (non-linear, multi-variable) Can erform multile loo and other function Could reduce real etate Failure rediction Biricha Digital Power 0 Challenge Bandwidth limitation (amling loo) PWM frequency and reolution limit Numerical roblem (quantiation) CPU erformance limitation Bia ulie, interface requirement heory not well undertood Current mode may be difficult More exenive? Gate Driver Digital Controller (e.g. F8x) + comenation algorithm + digital PWM ADC 5
6 raditional Analog Switch Mode PSU yically we tune the controller (alo known a the comenator) by electing the oition of ole and ero o a to achieve the deirable gain and hae margin Ref error + - Hc() (controller) V out PWM H() (lant) Vout hi i done through aroriate election of the comonent value Ref - + comenator + - O/P PWM Biricha Digital Power 0 6
7 yical Digital Digital PSU ADC and PWM are imlemented in the MCU H/W All we need to do i et u the PWM/ADC & rogram the -domain control algorithm into the chi here i a great deal of hel from I to allow you to do thi Software librarie Develoment board In-deth workho A Note/Deign guide Digital controller running on the MCU PWM ADC Power Elec. Biricha Digital Power 0 7
8 Samle Alication: Commercial LED Lighting AC Inut AC/DC converion (with PFC) DC/DC converion Current Control Current Control Current Control Biricha Digital Power 0 One MCU control both ower tage and LED lighting Intelligent current control Automatic oerating tate (uch a blown tring) detection and rotection emerature monitoring for thermal runaway revention Precie oerating voltage and current control for recie light intenity, color mix/tem control, and increaed efficiency Uniform latform for different LED tye or configuration Eay ytem networking One C000 MCU can control LED lighting and ower line communication ytem DALI and other lighting control tandard eaily added On chi eriheral (SPI, UAR, etc) imlify interfacing with other ytem 0
9 Samle Alication: Aliance AC Inut AC/DC converion (with PFC) Phae Motor Driver Sytem Communication Phae Motor Driver Biricha Digital Power 0 Single MCU olution, reduced ytem cot Piccolo control ower tage and motor driver On chi ocillator and VREG reduce external comonent Advanced motor control Voltage-Frequency or Field Oriented Control technique for three hae motor Piccolo ha the erformance to imlement enorle control Advanced -hae motor control oftware librarie and training material from I Digital Power Digitally controlled AC/DC converion tage with integrated PFC Eay ytem networking On chi eriheral (SPI, UAR, etc) imlify interfacing with other comonent in the ytem
10 Samle Alication: Architecture for hybrid vehicle AC Inut AC/DC converion (with PFC) 4 Volt Battery F80xx DC/DC converion Volt Battery Sytem Communication Motor Driver Biricha Digital Power 0 Single MCU olution, reduced ytem cot Piccolo control DC/DC converion, AC/DC converion, and communication Digital Power Fat, accurate and ohiticated control of current and voltage for fat battery rotection, long battery life, and fat charging Relacement of multile PWM and other IC by imlementing multile control loo with one controller, to reduce ytem comlexity and cot Imlementation of roer PFC and DC/DC converion control to achieve high efficiency Eay ytem networking Imlementation of additional ytem control function, uch a ytem monitoring and uerviion, with the ame controller, to reduce ytem comlexity and cot
11 Digital Power Challenge Deigning digital ower ulie require an undertanding of many engineering kill Analog ower uly deign Power uly tability criteria Continuou time control Embedded ytem rogramming Dicrete time control theory Mot engineer will have tudied thee ubject at univerity year ago, but will have ued only one or two of them in their job Biricha Digital Power 0
12 Frequently Aked Quetion by Engineer I am an analog engineer and have not rogrammed ince univerity Programming digital ower ulie ha a very ecific temlate/code tructure and thee are available through I. Furthermore there are numerou examle, alication note, develoment tool and in-deth training to tart you off on your firt DPS deign I am not confident with dicrete time control theory and digital control loo deign Although dicrete time control theory i a vat toic, only a very mall fraction of thi i needed for digital ower. hrough our in-deth training and free on-line tool we will teach you all you need to deign table digital control loo I am an embedded ytem rogrammer and know little about witch mode ower ulie hrough our training rogram and free oftware tool, we will hel learn the algorithm that are needed for table digital ower uly rogram Biricha Digital Power 0 4
13 How Doe I Hel Engineer in heir DPS Deign? Extenive ortfolio of MCU dedicated to digital ower Fixed oint/floating oint/dual core Dedicated eriheral Hi-reolution PWM and Fat ADC Extenive Hardware Develoment ool From imle Buck to PFC to Phae Shifted Full Bridge Extenive oftware librarie dedicated to digital ower I digital ower librarie Biricha Digital Chi Suort Library (CSL) In-deth raining Biricha Digital day hand-on digital ower deign workho Biricha Digital Power 0 5
14 exa Intrument MS0C000 M Family Digital ower, Indutrial, and motor control alication Dedicated eriheral & functionality ADC PWM/Hi-Re PWM Analog Comarator Fat ri Zone Fat interrut Fixed and floating oint Excellent dev tool and librarie Biricha Digital Power 0 6
15 I Piccolo Part Dedicated to Digital Power Significantly Lower Sytem Cot Single Suly.V only On-Chi Reet Lower Power Conumtion Minimal Suort Pin Small Package x On-Chi Ocillator Increaed CPU Performance Control Law Accelerator Enhanced PWM Caabilitie High reolution PWM eriod reonant converter Enhanced PWM triggering eak current mode Imroved Analog Ratio-metric ADC Imroved triggering Analog comarator Bit ADC Analog Com C8x Main Core Fixed & FPU CLA Com Port Multile PWM Multile ri Zone Multile HI-Re PWM Biricha Digital Power 0 7
16 Indutry' Mot Extenive et of Digital Power Hardware Develoment ool A multitude of DPS board are now available baed on a range of veratile control card Biricha Digital Power 0 8
17 Docking Station / rototyer Periheral Exlorer Multi-Rail/Phae DCDC controlcard PFC hil PFC BridgeLe Reonant LLC+ SR Biricha Digital Power 0 PSFB+SR + Peak Current Mode Control 9
18 Generic Low Cot Develoment Hardware Piccolo controlsick - $9 On board USB JAG emulation Small, USB tick form factor Acce to all control eriheral through header in Examle roject how how to ue Piccolo feature Ultra low-cot Deigned to be an evaluation tool to teach new uer about Piccolo and how to ue the eriheral uch a PWM, ADC, and etu a Piccolo roject Biricha Digital Power 0 Piccolo USB Exerimenter Kit - $79 On board USB JAG emulation No external emulator or ower uly needed Ha connection for external emulator and ower uly Come with Piccolo controlcard Acce to all Piccolo in Prototying Area Low cot Deigned to be a develoment tool for uer who want to tart develoing with Piccolo controlcard only - $49 And many many more. Pleae viit 0
19 Software Dev ool and Librarie Code Comoer Studio (CCS) Biricha Digital Power 0
20 Free Oen Source Librarie Provided by I Biricha Digital Power 0
21 Proriety API Dedicated to Digital Power Biricha Digital Chi Suort Library (CSL) Highly otimied code ake the ain out of rogramming Hardware Abtraction Layer to you from having to deal with regiter directly Aimed at digital ower uly deigner Analog engineer Programming made eay! Embedded ytem engineer Numerou function: Dedicated to digital ower Quick chi etu Quick ADC/PWM Digital ower control algorithm Biricha Digital Power 0
22 Examle : Dedicated Digital Voltage Mode Controller Function with the CSL #define K (.78) #define A (+.4688) #define A (-0.49) #define A (-0.548) #define B0 ( ) #define B ( ) #define B ( ) #define B (.678) CNRL_Init(&my_iccolo_,_IQ5(REF),_IQ6(A),_IQ6(A),_IQ6(A),_IQ6(B0),_IQ6(B),_IQ6(B),_IQ6(B),_IQ(K),MIN_DUY,MAX_DUY ); Biricha Digital Power 0 4
23 Examle : CSL Simlifie Creating a 00kH PWM EPwmReg.BCL.bit.SYNCOSEL = B_SYNC_IN; EPwmReg.BCL.bit.PHSEN = B_ENABLE; EPwmReg.BPHS.half.BPHS = 00; EPwmReg.BPRD = PWM_IMER_BPRD; EPwmReg.BCL.bit.CRMODE = B_COUN_UP; EPwmReg.ESEL.bit.INSEL = E_CR_ZERO; EPwmReg.ESEL.bit.INEN = PWM_IN_ENABLE; EPwmReg.EPS.bit.INPRD = E_S; PWM_config( PWM_MOD_, PWM_freqoick(00000), PWM_COUN_UP ); hi oftware bundle i free to all attendee of I Day Digital Power raining Workho We will talk about training next Biricha Digital Power 0 5
24 Digital Power Deign Workho Deigning digital ower ulie require an undertanding of many engineering kill Analog ower uly deign Power uly tability criteria Embedded ytem rogramming Continuou and dicrete time control theory Graing all of the above by a deign engineer i time conuming and exenive herefore I i roviding Engineer with in-deth training In order reduce your develoment time and learning curve I ha develoed am in-deth hand-on engineering workho Biricha Digital Power 0 6
25 Abridged Workho Syllabu Day : Introduction to Digital Power & Programming he C000 family develoment tool & feature Ue Biricha Digital librarie to run MCU code with minimal rogramming Programming the C000 for digital ower (Interrut, emlate, PWM etc) Day : Voltage Mode PSU Deign Ste by te deign of digital ower ulie Stable Analogue and digital ower uly Deign Dicrete time control theory, Z tranform & digital convolution Day : Digital Peak Current Mode Piccolo B and the CLA Analogue and Digital eak current mode control Running multile ower ulie Biricha Digital Power 0 7
26 Deigning Our Firt Digital Power Suly here i lenty of information on: I ortfolio of dedicated digital ower MCU Hardware develoment tool available Software librarie rovided to hel All we need i to learn how to deign digital ower uly During the day workho we aume no reviou knowledge and teach analogue and digital ower uly control loo deign in detail For thi hour eion there i little time o we tart with a re deigned analogue ower uly and concentrate on digital deign only Biricha Digital Power 0 8
27 Analog Comenator Deign A Short Review Analog PSU are (almot) alway deigned in the frequency domain We uerimoe a inuoid of a certain frequency (ay 0 H) on our PWM and we meaure how the gain and hae of thi inuoid i modified by the time it goe through our lant (i.e. PSU) We increae the frequency of our injected inuoid and meaure again, we reeat thi for all frequencie of interet (ay 0H to ½ F) and lot the Bode lot In hort we lot the oen loo gain and hae of the PSU (i.e. it Bode lot) and deign the comenator uch that we get aroriate gain and hae margin Biricha Digital Power 0 9
28 yical Voltage Mode Analog PSU yically we tune the comenator by electing the oition of ole and ero o a to achieve the deirable gain and hae margin Ref error + - Hc() (controller) PWM H() (lant) Vout o do thi we need the ranfer Function Hc() & H() and we can then lot the Bode lot and calculate the comonent value V out - Ref + comenator + - O/P PWM Biricha Digital Power 0 0
29 Bode Plot of the Buck Converter Ued in the Lab f r 67 LC H Double ole L uh ESR 0.0 C 440uF Gain (db) & Phae (degree) 00 PWM Gain =.58dB 0-00 f 668. er ESR C 5 ESR Zero H Biricha Digital Power 0 High frequency hae: ole and ero ( ) = H 00H.0KH 0KH Frequency (H) 00KH.0MH
30 Biricha Digital Power 0 ye III: ole & ero Ued for voltage mode buck ranfer function: Where: ye III Comenator ued to Stabilie our Buck Converter ) ( 0 c H 0 ; ; ; ; C R C C R C C C C R R R C C R
31 Analog Comenator Deign Examle ye III Controller (imle aroximate method) 00 Place two ero at F r 67H Place one ole at F er i.e H Place econd ole at F / i.e. 00 kh Place Pole at Origin at: f 0 V ram V F in x H 00H.0KH 0KH 00KH.0MH Frequency (H) i.e. for a V ram of V, V in = and F x of 0kH f 0 = 8H Biricha Digital Power 0
32 Examle Our BDP-06 Buck Converter in Analog World Ref error + - Hc() (controller) PWM H() (lant) Vout L o V in V out + COMPARAOR D o C o - DRIVER CONROLLER C C R C R - R + REF Biricha Digital Power 0 4
33 Examle Our BDP-06 Buck Converter in Analog World Red (dotted) race Original ower tage without comenation Blue (olid) race Oen loo gain after comenation Uing the tranfer function and comonent value 80 our analog tye III 60 comenator ole and 40 ero are elected uch 0 that: Biricha Digital Power 0 Very high gain at DC, i.e. ole at origin Fx = 0kH a deired M 75 Sloe of gain lot at Fx = 0dB/decade G M better than 40dB hi ower uly i table All we need to do i to convert our Hc() from Analog (continuou time) to digital (dicrete time) Gain (db) Phae Frequency (H) 5
34 Converting our Analog Deign in to Digital Domain he deign of an analog PSU i carried out in continuou time A digital ower uly i a dicrete time ytem Ref error + - Hc[] (controller) PWM (ZOH) H() (lant) Vout ADC Recontructed ignal back in continuou time Vout ADC amling at F Vout he MCU will only ee Vout time Actual Vout in continuou time Biricha Digital Power 0 time Samling at F we end u with a dicrete number of amle i.e. dicrete time time he MCU will only have the value of Vout when we amled it and ha to wait until the next amle for an udate 6
35 Dicrete ime Samling Proce Recontructed ignal after the DAC (i.e. PWM) ha a time delay of 0.5 Samled number rereented between 0x0000 to 0x0FFF Vout Samle and Hold ime Samling Interval = (/ F) Biricha Digital Power 0 Now that we have converted our analog ignal into dicrete domain we need to be able to maniulate it 7
36 Rereenting Dicrete ime Signal Unit Ste: u[n] = 0, n < 0 u[n] =, n 0 Unit Imule [n] = 0, n 0 [n] =, n= 0 u[n] Scaling and delaying Digital unit te n Digital unit imule [n] n he digital ignal can be caled And it can be delayed in time Imortant: hi i how we rereent delay in the digital world Sie = Delayed by amling interval n [n - ] Biricha Digital Power 0 8
37 Digital PSU: Vref[n].V Our Inut n Ref Vref[n] Vout[n] Verror[n] n error + - Hc[] (controller) Magic box with a digital tranfer function that will take the error, maniulate it (e.g. uing a digital tye III controller) and outut a dicrete number between 0 and 00 rereenting 0% to 00% duty PWM (ZOH) H() (lant) ake 0 00 from reviou block and create a PWM between 0% and 00% duty Vout Analog Plant; i.e. the ower tage n = 0 Vout[0] n = Vout[] n = 6 Vout[6] Biricha Digital Power 0 Vout[n] n ADC Imortant: x axi now rereent amle number [n] meaning one amling interval Vout.V ± v time 9
38 Inide the Magic Box he digital controller/comenator take the amled error ignal and maniulate it Jut like an analog circuit, it can be decribed with a digital equivalent of a differential equation In digital world thi i called the linear difference equation We need the linear difference equation becaue it i the algorithm that the MCU need to run in order to maniulate/roce the error ignal Jut like an analog circuit it ha a tranfer function hi i called the tranfer function we will talk about thi later Biricha Digital Power 0 We need thi tranfer function o that we can convert our tried and teted analog tranfer function in the domain (e.g. ye III H() ) into the digital world 40
39 Digital Convolution: What haen inide the Magic Box Outut y[n] Ding! Dang! Dong! INPU x[n] red Blue Inide the magic box i the Linear Difference Equation or the Imule Reone Hc[n] Later we will convert to domain t amling interval: outut (Blue x Ding) + (Red x nd amling interval: outut (Blue x Dang) + (Red x rd amling interval: outut (Blue x Dong) + (Red x 4 th amling interval: outut ( Blue x 0 ) + (Red x Dong) Biricha Digital Power 0 4
40 Digital Convolution: What haen inide the Magic Box x[n] h[n] Convolve with h[n] n - t amling interval: outut y[0] ( x ) + ( x 0) = nd amling interval: outut y[] ( x -) + ( x ) = rd amling interval: outut y[] ( x ) + ( x -) 4 th amling interval: outut y[] ( x 0) + ( x ) = Biricha Digital Power 0 Inide the magic box Hc[n]; later we will convert to domain Hc[] 4
41 Inide the Magic Box Let aume that our inut x[n] i jut a unit imule Scaled by a factor of 8 n =0 x[n] = 8[n] y[n-] Unit Delay y[n] Let evaluate: y[n] = x[n] n=0: [0 ] y[0] = x[0] + (0.5 y[-]) y[0] = 8 + (0.5 0) y[0] = n = : y[] = x[] + (0.5 y[0]) y[] = 0 + (0.5 8) y[] = n = : y[] = x[] + (0.5 y[]) y[] = 0 + (0.5 4) y[] n = : y[] = x[] + (0.5 y[]) y[] = 0 + (0.5 ) y[] = Biricha Digital Power 0 y[n] = x[n] y[n-] Linear difference equation: y[n-] mean the reviou value of outut y[n] or in other word it mean y[n] delayed by one amling interval Becaue the outut y[n] deend on the reviou value of itelf, thi i a recurive linear difference equation he outut in thi cae in an exonential decay and therefore the ytem i table 4
42 Converting Linear Difference Equation into ranfer Function A you can imagine a comuter excel at calculating the recurive linear difference equation on the reviou lide We can very eaily imlement any equation of tye: y[n] = x[n] + y[n-]. on our MCU uing C or aembly he roblem i that a linear difference equation doe not readily tranlate into an analog tranfer function We need a way of converting our analog controller' H() into a linear difference equation in order to calculate it uing our MCU e.g. We need to convert Hc() for our tye III controller into a linear difference equation H c ( ) R R R R C R C C C RCC R R C R C y[n] =..? Biricha Digital Power 0 44
43 ranform ranform allow analog tranfer function to be converted into the digital domain Similar to Lalace in the analog world, they make the job of maniulating tranfer function very eay Very convenient and comact Like the domain, we deal with ole and ero We define the oerator a a unit advance in time Z - Z - Advance in time by amling interval Biricha Digital Power 0 Unit delay (i.e. reviou value) i.e. delay by one amling interval e.g. y[n -] Unit delay (reviou value) e.g. y[n -] unit delay e.g. y[n -] 45
44 Linear Difference Equation to H[] Converion Conider the following linear difference equation: y[n] = 4 x[n] + x[n-] + y[n ] Subtituting for the coefficient of y[n] and x[n]: B 0 = 4, B = and A = Unit delay (reviou value) y[n] = B 0 x[n] + B x[n-] + A y[n ] ranforming onto domain: y[] = B 0 x[] + B x[] - + A y[] - Finally: H y[ ] x[ ] B A B0 Where: x[] i the inut; in our cae the error ignal And y[] i the outut of the controller; in our cae new value of duty Biricha Digital Power 0 46
45 ranfer Function H[] tranfer function allow u to analye the behavior of our digital ytem (jut like Lalace) here i a direct link between H() and H[] So we can eaily convert our analog controller in the domain to an equivalent digital controller in the domain Starting from a tranfer function H[] we can very eaily get back to the linear difference equation H y[ ] x[ ] B A B0 y[n] = B 0 x[n] + B x[n-] + A y[n ] We can then get our MCU to calculate the linear difference equation during every cycle Biricha Digital Power 0 47
46 Biricha Digital Power 0 48 H[] to Linear Difference Equation Converion Convert the following tranfer function to a linear difference equation: ] [ ] [ 0 A B B x y H y[n] = B 0 x[n] + B x[n-] + A y[n ] 0 ] [ ] [ B B x A y 0 ] [ ] [ ] [ ] [ y A x B x B y
47 Ste for Deigning a Digital PSU controller Ste : Deign table analog controller H() Ste : Convert analog deign into digital H[] Bilinear ranform (we will talk about thi hortly) Ste : Convert H[] to the Linear Difference Equation Ste 4: Get the MCU to calculate the Linear Difference Equation every cycle Biricha Digital Power 0 49
48 Converting an Analog ranfer function H() into it Digital Counterart H[] Bilinear ranform Alo know a utin and raeoidal It convert an analog tranfer function in domain into an equivalent digital tranfer function in domain It i not an exact converion: Biricha Digital Power 0 It i an aroximation he lower the cro over frequency with reect to your amling frequency the better the aroximation: For conervative deign Fx <= F / 0 If tarting with a table analog deign, it will alway have ole and ero in the table region; but hae margin could be a roblem due to digitiation delay we will talk about thi later Where = amling interval = /F All you need to do i to relace oerator in H() with: 50
49 Biricha Digital Power 0 5 Examle: - Derive H() Convert to H[] Convert to Linear Difference Equation R C H ) ( - + / C R R C H C R x y ] [ ] [ ] [ ] [ ] [ ] [ x x y RC y RC ] [ ] [ ] [ ] [ x x y RC y RC ] [ ] [ ] [ ] [ y x RC x RC y ] [ ] [ ] [ ] [ n y n x RC n x RC n y X and y delayed by amling interval
50 Biricha Digital Power 0 5 From reviou lide Alying bilinear tranform jut like our imle integrator examle we have a ole ero (PZ) digital controller: And now we know ALL the coefficient (leae ee next lide) Digital ye III Controller (PZ) * Where we elect the oition of the ole and ero a decribed in the reviou lide ) ( 0 c H y[n] = A y[n-] + A y[n-] + A y[n-] + B 0 x[n] + B x[n-] + B x[n-] + B x[n-] ] [ ] [ ] [ 0 A A A B B B B x y H Convert to linear difference equation
51 Biricha Digital Power 0 5 Digital ye III Controller (PZ) We have derived the following LDE and we now know ALL the coefficient Outut coefficient are: y[n] = A y[n-] + A y[n-] + A y[n-] + B 0 x[n] + B x[n-] + B x[n-] + B x[n-] A A A
52 Biricha Digital Power 0 54 Digital ye III Controller (PZ) Inut coefficient are: 0 0 B 0 4 B 0 4 B 0 B We now know everything to calculate our digital coefficient but thee rocedure are cumberome, o we have automated everything for you and laced it free on our webite
53 Automated Digital Control Loo Deign ool Biricha Digital Power 0 55
54 Automated Digital Control Loo Deign ool Biricha Digital Power 0 56
55 Automated Digital Control Loo Deign ool Correct coefficient for an equivalent digital ower uly are automatically calculated Biricha Digital Power 0 57
56 & Library Function We now have deigned a digital controller and calculated the coefficient, but we till need to rogram the MCU: We have written a comrehenive et of library function in order to make the rogramming eay and eed u your deign We call thi library the Chi Suort Library or the CSL he CSL uort almot ALL of the C000 erie including F8069 and the Delfino It ha over 500 function to eaily et u eriheral uch a PWM Interrut ADC etc Mot imortantly it ha dedicated and function which only need the coefficient from the reviou lide he CSL i not free but all the attendee of the Day workho will receive a full commercial licene a art of their coure fee Biricha Digital Power 0 58
57 Uing the CSL Library function Initialie the coefficient: Ax and Bx Coefficient from the webite REF i our inut to the controller a er reviou lide Deendent on our otential divider and the ADC range (.V for Piccolo,.0V for 808) K i our caling factor a er reviou lide #define A (+.4688) #define A (-0.49) #define A (-0.548) #define B0 ( ) #define B ( ) #define B ( ) #define B (.678) #define REF (_IQ5toF(5)) Biricha Digital Power 0 #define K (.7) 59
58 Uing & Library function Ste : Declare an intance of the controller: CNRL_Data Cntrl; Ste : In main() initialie the controller: CNRL_Init(&Cntrl,_IQ5(REF) /*Ref*/,_IQ6(A),_IQ6(A),_IQ6(A) /*a,a,a*/,_iq6(b0),_iq6(b),_iq6(b),_iq6(b) /*b0,b,b,b*/,_iq4(0.0),_iq4(0.9999) /* min, max duty */ ); Ste 4: In the ISR, inut the ADC value into the controller and equate the outut of the controller to PWM duty: Cntrl.Fdbk.m_Int = ADC_getValue( ADC_MOD_); CNRL_( &Cntrl ); PWM_etDutyA( PWM_MOD, Cntrl.Out.m_Int ); Biricha Digital Power 0 60
59 Deign Examle from the Day Workho BDP-06 Buck Converter Sec: Vin = V; Vout =.V; Iout = A L = µh; DCR = 47m C = 440µF; ESR = m F = 00kH; Fx = 0kH In analog world we ued a ye III controller with: F =.6764 kh F =.6764 kh F =.668 kh F = 00 kh F0 = 8 H Biricha Digital Power 0 6
60 Analying Your Converter in Frequency Domain Gain lot of the real ractical converter, running at 00kH 80 Fx = 0kH a deigned 60 Gain (db) Gm > db (from next lot) Frequency (H) Meaured gain lot of the actual digital PSU Simulated gain lot of the equivalent analog PSU Biricha Digital Power 0 6
61 Analying Your Converter in Frequency Domain Phae lot of real ractical converter Phae eroion at Fx in the digital PSU Analog m 75 Digital m 45 Digital Phae deteriorate raidly a we aroach witching frequency Stuttgart Phae (deg) Frequency (H) Meaured hae lot of the actual digital PSU Simulated hae lot of the equivalent analog PSU Biricha Digital Power 0 6
62 Analying Your Converter in Frequency Domain Meaurement etu with a network analyer Vin V out to CH PWM from C000 Injection reitor 4Ω Injection tranformer Network Analyer outut (frequency wee) o ADC 0Ω to CH 0Ω Biricha Digital Power 0 64
63 Analying Your Converter in Frequency Domain Meaurement etu Injection tranformer Biricha Digital Power 0 65
64 Phae Margin Eroion in Digital World (Voltage Mode Only) From reviou lot our digital PSU ha a G M of better than db M of better than 40 hi i a very good ower uly but we deigned our analog uly to have a hae margin of 75 We deigned for 75 degree on uroe! he digitiation roce ha introduced an extra hae lag of about 0 degree! hi i an inherent characteritic of the amling roce We mut calculate thi hae lag and allow for it in our analog deign We have included extra lide about thi toic at the end of thi reentation Biricha Digital Power 0 66
65 Phae Margin Eroion in Digital World here are two mechanim that introduce hae lag in to our digital ower uly: he amling and recontruction roce he time taken from the time we amled our voltage to the time we carried out our calculation i.e. ime delay, d Recontructed ignal after the DAC (i.e. PWM). hi ha a time delay of 0.5. Vout Biricha Digital Power 0 Samling interval = (/ F) ime 67
66 Phae Margin Eroion in Digital World For a ure ine wave, hae delay at a certain frequency f i given by: 60 f ime Delay he amling roce and recontruction introduce a time delay of 0.5x. herefore the hae margin eroion at Fx: amling 60 Fx In our cae: (60 x 0kH x 5 /) = 9 Phae margin eroion at Fx due to calculation delay: calculation 60 F k x In our cae: (60 x 0kH x 5 x = 8 Where: k = in the number of amling interval (need not be an integer). Wort cae cenario: we do the calculation at the beginning of the firt amling interval and udate in the next; therefore k = Biricha Digital Power 0 otal hae delay = 7. We deigned our analog controller with a large hae margin of 75 o that our digital controller would have a erfect hae margin of 48 68
67 Final Remark Forthcoming day workho: t rd of Nov 0 Coenhagen, Denmark nd -4 th of Nov 0 Stuttgart, Germany Free of charge digital controller coefficient calculator on: Chi Suort Library Free limited evaluation verion on Commercial licene included in the rice of the day workho Workho rice i 795 Euro but all attendee of thi eminar receive a 0% dicount i.e. 65 Euro More info on: Biricha Digital Power 0 69
68 Concluion Digital ower i gaining momentum and will be a ignificant layer in the future of ower management In many alication digital ower ha advantage over analog Deigning digital ower need not be difficult; I rovide: Dedicated MCU Excellent develoment tool Beoke, in-deth training and uort I would like to be artner in your digital ower alication Biricha Digital Power 0 70
69 END of Seminar hank you for taking art Biricha Digital Power 0 7
Modeling and Simulation of Digital Filter Jie Zhao
4th National Conference on Electrical, Electronic and Comuter Engineering (NCEECE 05) Modeling and Simulation of Digital Filter Jie Zhao School of Electronic Information and Electrical Engineering, Shangluo
More informationLCR Meters SR715 and SR720 LCR meters with RS-232 interface
LC Meter S75 and S70 LC meter with S-3 interface S75/S70 LC Meter 0.05 % baic accuracy (S70), 0. % (S75) 5-digit dilay of L, C, and or Tet frequencie to 00 khz (S70) U to 0 meaurement er econd Binning
More information7. Positive-Feedback Oscillators (continued)
ecture : Introduction to electronic analog circuit 6--66 7. Poitive-Feedback Ocillator (continued) Eugene Paerno, 8 7.. Ocillator for high frequencie: ocillator: Our aim i to develo ocillator with high
More informationA Design of Sine-wave Oscillator Based on an Improved OP-amp Differentiator Zinan Zhou
6th International onference on Mechatronic Material Biotechnology and Environment (IMMBE 6) A Deign of Sine-wave Ocillator Baed on an Imroved OP-am Differentiator Zinan Zhou Deartment of Jiangu Union echnical
More informationCharacteristics of Lead and Lag Compensators
Characteritic of Lea an Lag Comenator Lea Comenator ue hae avance at the zero-croing increae high frequency gain an hift c to the right increae banwith limite amount of comenation oible Lag Comenator ue
More informationA Multistage Approach to the Design of Prototype Filters for Modulated Filter Banks
Proceeding of the World Congre on Engineering Vol II WCE, June 3 - July,, London, U.K. A ultitage Aroach to the Deign of Prototye Filter for odulated Filter Bank Neela R. Rayavarau(ember IEEE) and Neelam
More informationTransformer. 1.2 Applications of Transformer. Why do we need transformer? 1.2 Applications of Transformer. Why do we need transformer?
. ntroduction to Tranformer. DKT 3 CHAPTER Tranformer By Roemizi Abd Rahim Tranformer i a device that change ac electrical ower at one voltage level to ac electric ower at another voltage level through
More informationObservation and Calculation of Different Harmonics in Fly Back Converter
International Journal of Recent Develoment in Engineering and Technology Webite: www.ijrdet.com (ISSN 2347-6435 (Online)) Volume 2, Iue 3, March 214) Obervation and Calculation of Different Harmonic in
More informationHigh-Frequency Modeling and Analyses for Buck and Multiphase Buck Converters
High-Frequency Modeling and Analye for Buck and Multihae Buck Converter Yang Qiu Diertation ubmitted to the Faculty of the Virginia Polytechnic Intitute and State Univerity in artial fulfillment of the
More informationLab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018
EE314 Sytem Spring Semeter 2018 College of Engineering Prof. C.R. Tolle South Dakota School of Mine & Technology Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 In a prior lab, we et up the baic hardware
More informationPID Controllers. Control Engineering by Dr. L. K. Wong. Dr. WONG, Lik-Kin
PID Controller Control Engineering by Dr. L.. Wong Dr. WONG, Lik-in Page Outut Feedback Control Sytem Reference Controller Plant Outut Feed back only the outut ignal Eay acce Obtainable in ractice Dr.
More informationProduced in cooperation with. Revision: May 26, Overview
Lab Aignment 6: Tranfer Function Analyi Reviion: May 6, 007 Produced in cooperation with www.digilentinc.com Overview In thi lab, we will employ tranfer function to determine the frequency repone and tranient
More informationNon-linearity Correction of ADCs in Software Radio Systems
on-linearity Correction of ADC in Software Radio Sytem Luca De Vito,2, Linu Michaeli 3, Sergio Rauano Deartment of Engineering, Univerity of Sannio, Piazza Roma, 82, Benevento, Italy Ph.: +39 824 3587,
More informationCategories and Subject Descriptors [Data Converter]: Delta-sigma, RSD-cyclic, algorithmic architecture. General Terms Algorithms, Design, Verification
Hybrid RSD-yclic-Sigma-Delta Analog-to-Digital onverter Architecture Youef H. Atri Motorola Inc 1645 W Baele Rd #134 Mea Az 850 480-449-3869 r43451@motorola.com Larry D. Paarmann Deartment of Electrical
More informationEXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER
YEDITEPE UNIVERSITY ENGINEERING & ARCHITECTURE FACULTY INDUSTRIAL ELECTRONICS LABORATORY EE 432 INDUSTRIAL ELECTRONICS EXPERIMENT 6 CLOSED-LOOP TEMPERATURE CONTROL OF AN ELECTRICAL HEATER Introduction:
More informationEffects and Analysis of Minimum Pulse Width Limitation on Adaptive DC Voltage Control of Grid Converters
Aalborg Univeritet Effect and Analyi of Minimum Pule Width Limitation on Adative DC Voltage Control of Grid Converter Sun, Bo; Trinti, Ionut; Munk-Nielen, Stig; Guerrero, Joe M. Publihed in: Proceeding
More informationAn Experimental Setup to Measure the Conductivity of a Solid or Liquid Sample Utilizing Multi-Frequency LCR Meter
An Exerimental Setu to Meaure the Conductivity of a Solid or Liquid Samle Utilizing Multi-Frequency LCR Meter Shahryar Darayan Deartment of Engineering Technologie Texa Southern Univerity Abtract A comuter-controlled
More informationLearn to Grasp Utilizing Anthropomorphic Fingertips together with a Vision Sensor
Learn to Gra Utilizing Anthroomorhic Fingerti together with a Viion Senor Yaunori Tada, Koh Hooda, and Minoru Aada Adative Machine Sytem, Graduate School of Engineering HANDAI Frontier Reearch Center Oaka
More informationLoss Reduction of AS/AC Networks with Holographic Optical Switches
7th WEA International Conference on Electric Power ytem, High Voltage, Electric Machine, Venice, Italy, ovember -3, 007 36 Lo Reduction of A/AC etwork with Holograhic Otical witche Jiun-hiou Deng, Chien-Yi
More informationEffect of the Series Resonance LC Tank on the Mitigation of Fault Current in Radial Distribution Networks
Indian Journal of Science and Technology, Vol 9(7), DOI:.7485/ijt/6/v9i7/43495, February 6 ISSN (Print) : 974-6846 ISSN (Online) : 974-5645 Effect of the Serie Reonance LC Tank on the Mitigation of Fault
More informationActive vibration isolation for a 6 degree of freedom scale model of a high precision machine
Active vibration iolation for a 6 degree of freedom cale model of a high preciion machine W.B.A. Boomma Supervior Report nr : Prof. Dr. Ir. M. Steinbuch : DCT 8. Eindhoven Univerity of Technology Department
More informationChapter Introduction
Chapter-6 Performance Analyi of Cuk Converter uing Optimal Controller 6.1 Introduction In thi chapter two control trategie Proportional Integral controller and Linear Quadratic Regulator for a non-iolated
More informationUniversity of Twente
University of Twente Faculty of Electrical Engineering, Mathematics & Comuter Science Design of an audio ower amlifier with a notch in the outut imedance Remco Twelkemeijer MSc. Thesis May 008 Suervisors:
More informationSelf-Programmable PID Compensator for Digitally Controlled SMPS
6 IEEE COMPEL Workhop, Renelaer Polytechnic Intitute, Troy, NY, USA, July 16-19, 6 Self-Programmable PID Compenator for Digitally Controlled SMPS Zhenyu Zhao and Alekandar Prodi Univerity of Toronto Toronto,
More informationNew Smith Predictor and Nonlinear Control for Networked Control Systems
New Smith Predictor and Nonlinear Control for Networked Control Sytem Du Feng, Du Wencai, Lei Zhi Abtract In order to effectively retrain the imact of network delay for the networked control ytem (NCS),
More informationPower Electronics Laboratory. THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications
.0 Objective THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunication ELEC464 Experiment : C-C Step-own (Buck) Converter Thi experiment introduce you to a C-C tep-down (buck)
More informationA New Unity Power Factor Rectifier System using an Active Waveshaping Technique
A ew Unity Power Factor Rectifier Sytem uing 173 JPE 9-2-5 A ew Unity Power Factor Rectifier Sytem uing an Active Wavehaing Technique Se-Wan Choi and Young-Sang Bae * * Det. of Control and ntrumentation
More informationA Simple DSP Laboratory Project for Teaching Real-Time Signal Sampling Rate Conversions
A Simple DSP Laboratory Project for Teaching Real-Time Signal Sampling Rate Converion by Li Tan, Ph.D. lizhetan@pnc.edu Department of ECET Purdue Univerity North Central Wetville, Indiana Jean Jiang, Ph.D.
More informationDesign of a Fuzzy Based Digital PID Controller for Control of Nonlinear HVAC Systems
Deign of a Fuzzy Baed Digital PID Controller for Control of Nonlinear HVAC Sytem VAHID JOHARI MAJD, FARHAD BESHARATI and FARZAN RASHIDI Faculty of Engineering, Tarbiat Modarre Univerity Tehran Iran Abtract-
More informationLab 4: The transformer
Lab 4: The tranformer ELEC 305 July 8 05 Read thi lab before your lab eriod and anwer the quetion marked a relaboratory. You mut how your re-laboratory anwer to the TA rior to tarting the lab. It i a long
More informationMM6 PID Controllers. Readings: Section 4.2 (the classical three-term controllers, p except subsection 4.2.5); Extra reading materials
MM6 PID Controller Reading: Section 4.2 the claical three-term controller, p.179-196 except ubection 4.2.5; Extra reading material 9/9/2011 Claical Control 1 What have we talked in MM5? Stability analyi
More informationProtective Wrapper Development: A Case Study
Protective Wraer Develoment: A Cae Study Tom Anderon, Mei eng, Steve Riddle, Alexander Romanovky School of Comuting Science Univerity of Newcatle uon Tyne, Newcatle uon Tyne, NE 7RU, UK Abtract. We have
More informationComparison Study in Various Controllers in Single-Phase Inverters
Proceeding of 2010 IEEE Student Conference on Reearch and Development (SCOReD 2010), 13-14 Dec 2010, Putrajaya, Malayia Comparion Study in ariou Controller in Single-Phae Inverter Shamul Aizam Zulkifli
More informationDevelopment of A Cost Effective 2.5kva Uninterruptible Power Supply System
American Journal of Engineering eearch (AJE e-ss: 30-0847 -SS : 30-0936 olume-5, ue-, -5-35 www.ajer.org eearch Paer Oen Acce Develoment of A Cot Effective.5kva Uninterrutible Power Suly Sytem Olanrewaju
More informationMechatronics Laboratory Assignment 5 Motor Control and Straight-Line Robot Driving
Mechatronic Laboratory Aignment 5 Motor Control and Straight-Line Robot Driving Recommended Due Date: By your lab time the week of March 5 th Poible Point: If checked off before your lab time the week
More informationFRAME SYNCHRONIZATION FOR PSAM IN AWGN AND RAYLEIGH FADING CHANNELS
FRAME SYCHROIZATIO FOR PSAM I AWG AD RAYLEIGH FADIG CHAELS Haozhang Jia Deartment of Electrical Engineering Univerity of Sakatchewan Sakatoon, Canada, S7 5A9 email: haj53@mail.uak.ca David E. Dodd Deartment
More informationA New Equivalent Transmission Line Modeling of Dumbbell Type Defected Ground Structure
A New Equivalent Tranmiion Line Modeling of Dumbbell Tye Defected Ground Structure JONGIM PARK Diviion of Information Technology Engineering, Soonchunhyang Univ. 646 Eunae Shinchang Aan Chungnam 336-745
More informationAnalysis. Control of a dierential-wheeled robot. Part I. 1 Dierential Wheeled Robots. Ond ej Stan k
Control of a dierential-wheeled robot Ond ej Stan k 2013-07-17 www.otan.cz SRH Hochchule Heidelberg, Mater IT, Advanced Control Engineering project Abtract Thi project for the Advanced Control Engineering
More informationFrequency Response Modeling of Inductive Position Sensor with Finite Element Tools
Frequency Reone Modeling of Inductive Poition Senor with Finite Element Tool A. K. Palit Lemfoerder Electronic GmbH (ZF-Friedrichhafen AG grou), DE-32339 Eelkam, Germany, email: ajoy.alit@zf.com Abtract:
More informationTasks of Power Electronics
Power Electronic Sytem Power electronic refer to control and converion of electrical power by power emiconductor device wherein thee device operate a witche. Advent of ilicon-controlled rectifier, abbreviated
More informationBroadband Wavelength-swept Raman Laser for Fourier-domain Mode Locked Swept-source OCT
Journal of the Otical Society of Korea Vol. 13, No. 3, Setember 2009,. 316-320 DOI: 10.3807/JOSK.2009.13.3.316 Broadband Wavelength-wet Raman Laer for Fourier-domain Mode Locked Swet-ource OCT Hyung-Seok
More informationAC : TEACHING DIGITAL FILTER IMPLEMENTATIONS US- ING THE 68HC12 MICROCONTROLLER
AC 2011-549: TEACHING DIGITAL FILTER IMPLEMENTATIONS US- ING THE 68HC12 MICROCONTROLLER Li Tan, Purdue Univerity North Central DR. LI TAN i currently with the College of Engineering and Technology at Purdue
More informationEstimating the parameters of a photovoltaic array and solving equations of maximum power point using a numerical method and fuzzy controller
Etimating the arameter of a hotovoltaic array and olving equation of maximum ower oint uing a numerical method and fuzzy controller Amin Taheri 1, Majid Dehghani 2 Deartment of Electrical Engineering,
More informationFrequency Calibration of A/D Converter in Software GPS Receivers
Frequency Calibration of A/D Converter in Software GPS Receiver L. L. Liou, D. M. Lin, J. B. Tui J. Schamu Senor Directorate Air Force Reearch Laboratory Abtract--- Thi paper preent a oftware-baed method
More informationProject: IEEE P Working Group for Wireless Personal Area Networks N
Project: IEEE P8.5 Working Grou or Wirele Peronal Area Network N (WPAN) Submiion Title: M-ary Code Shit Keying/Binary PPM (MCSK/BPPM) Baed Imule Radio Date Submitted: January 5 Source: [Dong In Kim (),
More informationPerformance analysis in cognitive radio system under perfect spectrum sensing Chen Song, Gu Shuainan, Zhang Yankui
International Conference on Automation, Mechanical Control and Comutational Engineering (AMCCE 205) Performance analyi in cognitive radio ytem under erfect ectrum ening Chen Song, Gu Shuainan, Zhang Yankui
More informationMAX3610 Synthesizer-Based Crystal Oscillator Enables Low-Cost, High-Performance Clock Sources
Deign Note: HFDN-31.0 Rev.1; 04/08 MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock Source MAX3610 Syntheizer-Baed Crytal Ocillator Enable Low-Cot, High-Performance Clock
More informationHeuristic Channel Estimation Based on Compressive Sensing in LTE Downlink Channel
Communication and etwork, 013, 5, 93-97 htt://dx.doi.org/10.436/cn.013.53b018 Publihed Online Setember 013 (htt://www.cir.org/journal/cn) Heuritic Channel Etimation Baed on Comreive Sening in LTE Downlink
More information5. ANKARA INTERNATIONAL AEROSPACE CONFERENCE AIAC August METU, Ankara TURKEY
5. ANKARA INTERNATIONAL AEROSPACE CONFERENCE AIAC-2009-034 17-19 Augut 2009 - METU, Ankara TURKEY ACTIVE VIBRATION SUPPRESSION OF A SMART BEAM VIA SELF-SENSING PIEZOELECTRIC ACTUATOR Uğur Arıdoğan 1 Havelan
More informationA Comprehensive Simulation Study of Dual band Planar Inverted-F Antenna
Volume 4, Iue 2, Setember (2015) A Comrehenive Simulation Study o Dual band Planar Inverted-F Antenna Chinchu Jacob Reearch Scholar, Deartment o ECE., SNGCE Kadayiruu, Kolenchery, Kerala, India Neethu
More informationSTIMULATED BRILLOUIN-BASED SCATTERING, FAST SPEED DETECTION, ANALYSIS ON REAL APPLICATION DURING MALFUNCTION IN SUBMARINE OPTICAL CABLE
STIMULATED RILLOUIN-ASED SCATTERING, FAST SPEED DETECTION, ANALYSIS ON REAL APPLICATION DURING MALFUNCTION IN SUMARINE OPTICAL CALE Zai QingHua (zaiqh@gmail.com) ZTT Submarine Cable Co., Ltd. Nantong,
More informationEE 462: Laboratory Assignment 5 Biasing N- channel MOSFET Transistor
EE 46: Laboratory Assignment 5 Biasing N channel MOFET Transistor by r. A.V. adun and r... onohue (/1/07 Udated ring 008 by tehen Maloney eartment of Elecical and Comuter Engineering University of entucky
More informationConstant Switching Frequency Self-Oscillating Controlled Class-D Amplifiers
http://dx.doi.org/.5755/j.eee..6.773 ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 39 5, OL., NO. 6, 4 Contant Switching Frequency Self-Ocillating Controlled Cla-D Amplifier K. Nguyen-Duy, A. Knott, M. A. E. Anderen
More informationA HIGH PERFORMANCE 50 KW THREE-PHASE PFC POWER SUPPLY FOR USE WITH A DC ARC PLASMA TORCH
A HIGH PEFOMANCE 5 KW THEE-PHASE PFC POWE SUPPLY FO USE WITH A DC AC PLASMA TOCH Jean-Paul Dubut, Alexandre Magnu Fernande Guimarãe, André Ortiz Salazar*, André Laurindo Maitelli*, Clodomiro Alve Júnior**
More informationREAL-TIME IMPLEMENTATION OF A NEURO-AVR FOR SYNCHRONOUS GENERATOR. M. M. Salem** A. M. Zaki** O. P. Malik*
Copyright 2002 IFAC 5th Triennial World Congre, Barcelona, Spain REAL-TIME IMPLEMENTATION OF A NEURO- FOR SYNCHRONOUS GENERATOR M. M. Salem** A. M. Zaki** O. P. Malik* *The Univerity of Calgary, Canada
More informationThis version was downloaded from Northumbria Research Link:
Citation: Dorrell, D. and Jovanovic, Milutin (8) On the oibilitie of uing a bruhle doubly-fed reluctance generator in a MW wind turbine. In: 8 IEEE Indutry Alication Society Annual Meeting. IEEE Xlore,
More informationA Miniaturized Monolithic 2.4/5.7 GHz Concurrent Dual-Band Low Noise Amplifier Using InGaP/GaAs HBT Technology
A iaturized onolithic.4/ Concurrent Dual-Band Low oie Amlifier Ug InGaP/GaA HBT Technology KU-A LIAO and YO-SHEG LI, ember, IEEE Deartment of Electrical Engeerg ational Chi-an Univerity Univerity Rd. Puli,
More informationDesign of a Nonlinear Fuzzy PID Controller for Control of Nonlinear HVAC Systems
Deign of a Nonlinear Fuzzy PID Controller for Control of Nonlinear HVAC Sytem Farzan Rahidi Ilamic Azad Univerity of Buhehr Buhehr, Iran Abtract- Heating, Ventilating and Air Conditioning (HVAC) lant i
More informationLab 4: The transformer
ab 4: The transformer EEC 305 July 8 05 Read this lab before your lab eriod and answer the questions marked as relaboratory. You must show your re-laboratory answers to the TA rior to starting the lab.
More informationSCK LAB MANUAL SAMPLE
SCK LAB MANUAL SAMPLE VERSION 1.2 THIS SAMPLE INCLUDES: TABLE OF CONTENTS TWO SELECTED LABS FULL VERSION IS PROVIDED FREE WITH KITS Phone: +92 51 8356095, Fax: +92 51 8311056 Email: info@renzym.com, URL:www.renzym.com
More informationNew Resonance Type Fault Current Limiter
New Reonance Type Fault Current imiter Mehrdad Tarafdar Hagh 1, Member, IEEE, Seyed Behzad Naderi 2 and Mehdi Jafari 2, Student Member, IEEE 1 Mechatronic Center of Excellence, Univerity of Tabriz, Tabriz,
More informationIJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 11, 2016 ISSN (online):
IJSRD - International Journal for Scientific Reearch & Development Vol. 3, Iue 11, 2016 ISSN (online): 2321-0613 Deign and Analyi of IIR Peak & Notch Ravi Choudhary 1 Pankaj Rai 2 1 M.Tech. Student 2 Aociate
More informationCHAPTER 5 INTERNAL MODEL CONTROL STRATEGY. The Internal Model Control (IMC) based approach for PID controller
CHAPTER 5 INTERNAL MODEL CONTROL STRATEGY 5. INTRODUCTION The Internal Model Control (IMC) based aroach for PID controller design can be used to control alications in industries. It is because, for ractical
More informationPosition Control of a Large Antenna System
Poition Control of a Large Antenna Sytem uldip S. Rattan Department of Electrical Engineering Wright State Univerity Dayton, OH 45435 krattan@c.wright.edu ABSTRACT Thi report decribe the deign of a poition
More informationA Feasibility Study on Frequency Domain ADC for Impulse-UWB Receivers
A Feaibility Study on Frequency Domain ADC for Impule-UWB Receiver Rajeh hirugnanam and Dong Sam Ha VV (Virginia ech VLSI for elecommunication Lab Department of Electrical and Computer Engineering Virginia
More informationELG4139: Passive Filters
EG439: Paive Filter A ilter i a ytem that procee a ignal in ome deired ahion. There are two broad categorie o ilter: An analog ilter procee continuou-time ignal A digital ilter procee dicrete-time ignal.
More informationDesign, Realization, and Analysis of PIFA for an RFID Mini-Reader
Deign, Realization, and Analyi of PIFA for an RFID Mini-Reader SUNG-FEI YANG ; TROY-CHI CHIU ; CHIN-CHUNG NIEN Indutrial Technology Reearch Intitute (ITRI) Rm. 5, Bldg. 5, 95, Sec., Chung Hing Rd., Chutung,
More informationRobust Control of an Active Suspension System Using H 2 & H Control Methods. Fatemeh Jamshidi 1, Afshin Shaabany 1
Journal of American Science, 11;(5) Robut Control of an Active Supenion Sytem Uing H & H Control Method Fatemeh Jamhidi 1, Afhin Shaabany 1 1 Ilamic Azad Univerity, Far Science and Reearch Branch, Shiraz,
More informationQuantitative Analysis of a Wireless Power Transfer Cell with Planar Spiral Structures
Quantitative Analyi of a Wirele Power Tranfer Cell with Planar Siral Structure Xiu Zhang, S. L. Ho, and W. N. Fu Deartment of Electrical Engineering, The Hong Kong Polytechnic Univerity, Hong Kong An emerging
More informationAN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS
AN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS Alion de Oliveira Morae (1), Joé Antonio Azevedo Duarte (1), Sergio Fugivara (1) (1) Comando-Geral de Tecnologia Aeroepacial,
More informationCHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER
16 CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 2.1 INTRODUCTION Indutrial application have created a greater demand for the accurate dynamic control of motor. The control of DC machine are
More informationDesign of a digitally-controlled LLC resonant converter
2011 International Conference on Information and Electronic Engineering IPCSIT vol.6 (2011) (2011) IACSIT Pre, Singapore Deign of a digitally-controlled LLC reonant converter Jia-Wei huang 1, Shun-Chung
More informationPublished in: Proceedings of the 26th European Solid-State Circuits Conference, 2000, ESSCIRC '00, September 2000, Stockholm, Sweden
Uing capacitive cro-coupling technique in RF low noie amplifier and down-converion mixer deign Zhuo, Wei; Embabi, S.; Pineda de Gyvez, J.; Sanchez-Sinencio, E. Publihed in: Proceeding of the 6th European
More informationStep-by-Step Design Guide for Digital Peak Current Mode Control: A Single- Chip Solution
Step-by-Step Design Guide for Digital Peak Current Mode Control: A Single- Chip Solution tags: digital, peak current mode, slope compensation Abstract Dr. Ali Shirsavar, Dr. Michael Hallworth This application
More informationHIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY
HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY Author: P.D. van Rhyn, Co Author: Prof. H. du T. Mouton Power Electronic Group (PEG) Univerity of the Stellenboch Tel / Fax: 21 88-322 e-mail:
More informationTime-Domain Coupling to a Device on Printed Circuit Board Inside a Cavity. Chatrpol Lertsirimit, David R. Jackson and Donald R.
Time-Domain Coupling to a Device on Printed Circuit Board Inide a Cavity Chatrpol Lertirimit, David R. Jackon and Donald R. Wilton Applied Electromagnetic Laboratory Department of Electrical Engineering,
More informationSIMULINK for Process Control
SIMULINK for Proce Control Simulink for Control MATLAB, which tand for MATrix LABoratory, i a technical computing environment for high-performance numeric computation and viualization. SIMULINK i a part
More informationGemini. The errors from the servo system are considered as the superposition of three things:
Gemini Mount Control Sytem Report Prediction Of Servo Error Uing Simulink Model Gemini 9 July 1996 MCSJDW (Iue 3) - Decribe the proce of etimating the performance of the main axi ervo uing the non-linear
More informationPrevious lecture. Lecture 5 Control of DVD reader. TheDVD-reader tracking problem. Can you see the laser spot?
Lecture 5 Control of DVD reader Previou lecture Focu control Radial control (Track following) Lecture 4: Specification in frequency domain Loop haping deign Problem formulation Modeling Specification Focu
More informationResonant amplifier L A B O R A T O R Y O F L I N E A R C I R C U I T S. Marek Wójcikowski English version prepared by Wiesław Kordalski
A B O R A T O R Y O F I N E A R I R U I T S Reonant amplifier 3 Marek Wójcikowki Englih verion prepared by Wieław Kordalki. Introduction Thi lab allow you to explore the baic characteritic of the reonant
More informationKeywords Narrow Band Filter (FFT), 4:2 Compressor, Xilinx.
Volume 6, Iue 1, January 2016 ISSN: 2277 128X International Journal of Advanced Reearch in Comuter Science and Software Engineering Reearch Paer Available online at: www.ijarce.com High Seed and Area Efficient
More informationDesign Calculation and Performance Testing of Heating Coil in Induction Surface Hardening Machine
Vol:, No:6, 008 Deign Calculation and Performance Teting of Heating Coil in Induction Surface Hardening Machine Soe Sandar Aung, Han Phyo Wai, and Nyein Nyein Soe International Science Index, Energy and
More informationTypical wireless DSP system. Lecture 2 Data Conversion. Typical hard disk DSP system. Typical PCM voiceband DSP system.
Lecture Data Converion Typical wirele DSP ytem Objective: Review ignal converion in context of DSP ytem Important iue relating to ignal converion including: Sampling and aliaing Signal to quantization
More informationFeedback Control Design of Off-line Flyback Converter
Application Note Edwin Wang AN7 Jun 24 Feedback Control Deign of Off-line Flyback Converter Abtract Controlling the feedback of off-line flyback converter ha often perplexed power engineer becaue it involve
More informationDesign and Implementation of Type-II Compensator in DC-DC Switch-Mode Step-up Power Supply
Design and Imlementation of Tye-II Comensator in DC-DC Switch-Mode Ste-u Power Suly Arnab Ghosh, Student Member, IEEE, and Subrata Banerjee, Member, IEEE Deartment of Electrical Engineering, National Institute
More informationExperiment 3 - Single-phase inverter 1
ELEC6.0 Objective he Univerity of New South Wale School of Electrical Engineering & elecommunication ELEC6 Experiment : Single-phae C-C Inverter hi experiment introduce you to a ingle-phae bridge inverter
More informationPhase-Locked Loops (PLL)
Phae-Locked Loop (PLL) Recommended Text: Gray, P.R. & Meyer. R.G., Analyi and Deign of Analog Integrated Circuit (3 rd Edition), Wiley (992) pp. 68-698 Introduction The phae-locked loop concept wa firt
More informationEEEE 480 Analog Electronics
EEEE 480 Analog Electronic Lab #1: Diode Characteritic and Rectifier Circuit Overview The objective of thi lab are: (1) to extract diode model parameter by meaurement of the diode current v. voltage characteritic;
More informationActive Harmonic Elimination in Multilevel Converters Using FPGA Control
Active Harmonic Elimination in Multilevel Converter Uing FPGA Control Zhong Du, Leon M. Tolbert, John N. Chiaon Electrical and Computer Engineering The Univerity of Tenneee Knoxville, TN 7996- E-mail:
More informationSINGLE-PHASE ACTIVE FILTER FOR HIGH ORDER HARMONICS COMPENSATION
.jee.ro SINGLE-PHASE ACTIVE FILTER FOR HIGH ORDER HARMONICS COMPENSATION Kyo-Beum Lee Diviion of Electrical and Computer Engineering, Ajou Univerity San5, Woncheon-dong, Yeontong-gu, Suon 44-749, Korea
More informationLAB IX. LOW FREQUENCY CHARACTERISTICS OF JFETS
LAB X. LOW FREQUENCY CHARACTERSTCS OF JFETS 1. OBJECTVE n this lab, you will study the -V characteristics and small-signal model of Junction Field Effect Transistors (JFET).. OVERVEW n this lab, we will
More informationPART. Maxim Integrated Products 1
19-1676; Rev 1; 7/00 Pin-Selectable Watchdog Timer General Decription The are pin-electable watchdog timer that upervie microproceor (µp) activity and ignal when a ytem i operating improperly. During normal
More informationDesign Calculation and Performance Testing of Heating Coil in Induction Surface Hardening Machine
Deign Calculation and Performance Teting of Heating Coil in Induction Surface Hardening Machine Soe Sandar Aung, Han Phyo Wai, and Nyein Nyein Soe Abtract The induction hardening machine are utilized in
More informationS - MAQ. d 1 (t) F.F.R. Symb-clock recovery circuit F.F.R. d 2 (t) Figure 2 Block diagram of the QAM receiver
r(t) BF i(t) c(t) Quadrature mlitude Modulation - QM - beide it emloyment a uch to tranmit two indeendent data flow, the QM i ued a a method of modulation-demodulation of other amlitude, frequency or hae
More informationDigital Control of Boost PFC AC-DC Converters with Predictive Control
Proceeding of the th International Middle Eat Power Sytem Conference (MEPCON ), Cairo Univerity, Egypt, December 9-,, Paper ID 7. Digital Control of Boot PFC AC-DC Converter with Predictive Control H.Z.Azazi
More informationCommunication Systems, 5e
Communication Sytem, 5e Chapter 6: Sampling and pule modulation A. Bruce Carlon Paul B. Crilly 00 The McGraw-Hill Companie Chapter 6: Sampling and pule modulation Sampling theory and practice Pule-amplitude
More informationEffect of Solar Irradiance and Temperature on Photovoltaic Module Electrical Characteristics
reedg of the nternational otgraduate Conference on Engeerg (CE 1) 16-17 October 1, erli, alayia Effect of Solar rradiance and emerature on hotovoltaic odule Electrical Characteritic. rwanto *, Daut *,.
More informationV is sensitive only to the difference between the input currents,
PHYSICS 56 Experiment : IC OP-Amp and Negative Feedback In thi experiment you will meaure the propertie of an IC op-amp, compare the open-loop and cloed-loop gain, oberve deterioration of performance when
More informationCoreless Printed Circuit Board (PCB) Stepdown Transformers for DC-DC Converter Applications
Vol:4, No:, Corele Printed Circuit Board (PCB) Stedown Tranformer for DC-DC Converter Alication Radhika Ambatiudi, Hari Babu Kotte, and Dr. Kent Bertilon International Science Index, Electrical and Comuter
More informationFull Bridge Single Stage Electronic Ballast for a 250 W High Pressure Sodium Lamp
Full Bridge Single Stage Electronic Ballast for a 50 W High Pressure Sodium am Abstract In this aer will be reorted the study and imlementation of a single stage High Power Factor (HPF) electronic ballast
More information