Sub-1 V Supply Nano-Watt MOSFET-Only Threshold Voltage Extractor Circuit
|
|
- Marcus Reynolds
- 6 years ago
- Views:
Transcription
1 Sub-1 V Supply Nano-Watt MOSFET-Only Threshold Voltage Extractor Circuit Oscar E. Mattia Microelectronics Graduate Program Federal University of Rio Grande do Sul Porto Alegre, Brazil oemneto@inf.ufrgs.br Hamilton Klimach Electrical Engineering Department Federal University of Rio Grande do Sul Porto Alegre, Brazil hklimach@ufrgs.br Sergio Bampi Informatics Institute Federal University of Rio Grande do Sul Porto Alegre, Brazil bampi@inf.ufrgs.br ABSTRACT This work presents a self-biased MOSFET threshold voltage V T 0 extractor circuit. Its working principle is based on a current-voltage relationship derived from a continuous physical model. The model is valid for any operating condition, from weak to strong inversion, and under triode or saturation regimes. The circuit is MOSFET-only (can be implemented in any standard digital process), and it operates with a power supply of less than 1 V, consuming tenths of nw. Post-layout simulation results show that the extracted V T 0 has an error inferior to 1.3%, when compared to the theoretical value, for a -40 to 125 C temperature range. We present variability results from Monte Carlo simulations that support the extracting behavior of the circuit with good accuracy. The occupied silicon area is mm 2 in a 0.13µm CMOS process. Categories and Subject Descriptors B.7 [INTEGRATED CIRCUITS]: Miscellaneous Keywords CMOS Analog Design; Threshold Voltage Extractor; Nano- Power 1. INTRODUCTION The threshold voltage (V T 0) of an MOS transistor is one of the most fundamental parameters used in all areas of circuit design and test. The measured V T 0 value can be used for process characterization, monitoring and compensation, temperature measurements, bias circuits and voltage references. Many methods have been proposed to measure the threshold voltage value [1], varying widely with the used MOSFET model, the physical meaning of threshold and with the choice of operation region. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org. SBCCI 14, September 01 05, 2014, Aracaju, Brazil. Copyright is held by the owner/author(s). Publication rights licensed to ACM. ACM /14/09...$ A threshold voltage extractor is a circuit that ideally delivers the estimated V T 0 value as a voltage directly from its operational conditions, without parametric setups, curve fitting and/or any subsequent calculations. Through the years, many circuits have been proposed for this purpose [2], [3], [4], [5] and [6], but all of them are based on the strong inversion quadratic model for the drain current. In a few topologies another inversion regime is used for the MOSFET V T 0 extraction. For example, [7] uses a continuous transistor model [8] and proposes a circuit based on the channel conductance-to-current ratio (g ch /i d ) methodology, requiring a good estimation of the specific current of the fabrication process to correctly bias the transistor. Still it is hard to make any fair comparison, since circuits from [2-6] are based on different definitions for V T 0. We do not state that these solutions are not good but our topology is the only one that works in the nw range, being more interesting for low power applications. In this paper we present a self-biased topology based on the ACM MOSFET model [8] that allows the direct extraction of both the threshold voltage and the specific current for a wide temperature range. It is a small area, low power and resistorless circuit, that can be implemented in standard digital CMOS processes. The text is organized as follows: section 2 presents the threshold voltage extractor concept, the self-cascode (SC) proportional to absolute temperature (PTAT) voltage generator and the complete V T 0 extractor circuit. A design methodology is proposed in section 3, followed by simulation results of the circuit implemented in a 0.13µm CMOS process, including Monte Carlo variability analysis, in section CIRCUIT DESCRIPTION The transistors used in the proposed circuit operate both under weak and moderate inversion levels, meaning that circuit analysis requires a model capable of describing all operation regions continuously using one equation, as done in the ACM MOSFET model [8], which is introduced next. 2.1 ACM MOSFET Model In the ACM model, the drain current I D of a long-channel MOSFET is expressed as I D = I F I R = SI SQ(i f i r) (1)
2 where I F and I R are the forward and reverse currents, S = W/L is the aspect ratio, W being the width and L the length of the transistor. i f and i r are the forward and reverse inversion coefficients, related to the source and drain inversion charge densities, while I SQ is the sheet normalization transistor current M5 Vdd K1 : 1 M6 I SQ = 1 2 nµc oxφ 2 t (2) where n is the subthreshold slope factor, µ is the channel effective mobility (both slightly dependent on the gate voltage V G), C ox is the gate capacitance per unit area, and φ t is the thermal voltage. The relationship between inversion level i f and i r and terminal voltages is given by M1 M2 V P V S(D) = F (i f(r) ) = 1 + i f(r) 2+ln( 1 + i f(r) 1) φ t (3) where V S and V D are the source and drain voltages (all terminal voltages are referenced to the transistor bulk), and V P is the pinch-off voltage, approximated by + VS2 V P VG VT 0 n being V G the gate voltage, and V T 0 the threshold voltage for zero bulk bias. Over time, very many operational and device physics quantities dependent (inversion charge, for instance) definitions for V T 0 were used. In the ACM MOS- FET model, the threshold voltage has a universal physical meaning, defined as the condition where the drift and diffusion components of the drain current have equal magnitude. The first term (the square root one) in the right side of (3) is related to the drift component of the drain current, being predominant under strong inversion. The last term (the logarithmic one) is related to the diffusion component, being predominant under weak inversion operation. In the forward saturation condition, I F I R, and consequently, I D I F = SI SQi f. In this paper the V T 0 value is then rigorously defined based on (3). 2.2 V T 0 Extractor The V T 0 extractor circuit concept is shown in Fig. 1. The same topology was presented in [9], but was used as a selfbiased current source. In this work we propose a novel use to this topology, that of V T 0 extractor. Since it is functionally different, the design demands a completely new analytical approach, presented next. From (3) and (4), one can see that a saturated nmos- FET with grounded source and operating under a constant inversion level equal to 3 (i f = 3) will have a gate voltage V G equal to the threshold voltage V T 0, because under these conditions, the right side of (3) becomes zero. Suppose that in the circuit shown in Fig. 1, M1 operates under such condition, being in the moderate inversion region. M2 is kept saturated too and sharing the same gate voltage, but with a source voltage different from zero. Using (3) and (4) for M2, knowing that V G1 = V G2 = V T 0 and I D1 = K 1I D2, leads to (5). ( ) 3S1 V S2 = φ tf (i f2 ) = φ tf K 1S 2 From (5) one can conclude that if the resulting M1 current I D1, that was chosen to keep M1 operating with i f1 = 3, is also used to control the drain current of M2 (through the (4) (5) Figure 1: Threshold voltage extractor concept. M5-M6 current mirror), M2 also operates under a constant inversion level, making F (i f2 ) constant. Thus, if a voltage proportional to φ t is attached to the source terminal of M2, with the right proportionality factor F (i f2 ) adjusted (using the current mirror gain K1 and aspect ratio S 2/S 1), the equality of (5) can be satisfied. A non-zero equilibrium point is then reached in this circuit, V G1 = V G2 = V T 0 for any temperature and independently of process parameters, defined only by geometric ratios. Since M2 operates with higher source voltage than M1, its inversion level has to be lower, or F (i f2 ) < 0. This means that in our circuit M2 operates in the weak inversion region, and its source voltage can be generated by the self-cascode topology, presented in the next section. 2.3 Self Cascode PTAT Generator A well-known circuit used to generate a PTAT voltage independent of process parameters is the self-cascode MOS- FET, introduced by Vittoz in 1977 [10] and shown in Fig. 2. M4 M3 I4 K2I4 Figure 2: Self-Cascode PTAT generator schematic.
3 Transistor M3 has higher drain current than M4 but smaller aspect ratio, leading to different inversion levels on each transistor. While M4 must be in saturation, M3 can be in saturation or in triode. The difference between their gatesource voltages appear across the drain-source terminals of M3. As done in [11], the use of (3) and (4) demonstrates that this voltage is proportional to the thermal voltage, as given by (6). V SC = V DS3 = φ t[f (i f3 ) F (i f4 )] (6) Usually both transistors operate in weak inversion, and the PTAT voltage is determined only by the ratio of current densities between the devices. But, as demonstrated in [11], equation (6) shows that as long as the inversion levels of both MOSFETs are kept constant over temperature, they generate an ideal PTAT voltage under any inversion level. This can be achieved by biasing both transistors with currents proportional to I SQ. 2.4 Complete Circuit The complete circuit of the proposed threshold voltage extractor can be seen in Fig. 3. Transistors M1-M2 form the V T 0 extractor, and M3-M4 the self-cascode PTAT generator. M5-M7 are used for biasing. One can note that K 1 and K 2 in Fig. 3 are then the design parameters we will discuss and optimize in the next section. M1 Vdd K1 : 1 K2 : 1 M5 M6 M7 M2 M4 M3 Figure 3: Proposed threshold voltage extractor schematic. The circuit is designed to make i f1 = 3, meaning that I D1 = 3S 1I SQ, as determined in section 2 (B). The proportional to the specific current of M1 is then mirrored to M2 and to the SC pair M3-M4, meaning that I D2 = I D1/K 1, I D4 = I D1/(K 1K 2) and I D3 = (I D1/K 1)(1 + 1/K 2). Equation (6) then becomes (7). ( ) ( )] V SC = φ t [F 3 S1 K F 3 S1 1 (7) S 3 K 1K 2 S 4 K 1K 2 From (7) it is clear that the PTAT voltage generated by the SC cell depends only on geometrical factors, and not on fabrication process parameters. Since V G1 = V T 0, the gate voltage of M1 has a temperature dependence equal to that of the threshold voltage, that can be approximated by the linear equation (8). V G1(T ) = V T 0(nom) + K T (T T nom) (8) Where T is the absolute temperature, V T 0(nom) is the threshold voltage at the nominal temperature T nom and K T is the thermal coefficient of the threshold voltage. Previous analysis has imposed that all transistors must be saturated, expect for M3 that can be in triode. Usually the saturation condition is practically defined, for weak inversion, as the drain-to-source bias for which V DS 4φ t [8]. The minimum supply voltage for the operation of the circuit is thus approximated by (9). V DD,min(T ) V T 0(nom) + K T (T T nom) + 4φ t (9) The PTAT voltage that is generated by the SC cell also imposes a condition for the saturation of M2, or a minimum value for the threshold voltage to be extracted, approximated by (10). V T 0,min(T ) V SC(T ) + 4φ t (10) Clearly, the operation of the circuit establishes a relation between the maximum temperature and the minimum V T 0 that can be extracted. Note that the left term of the inequality in (10) decreases with temperature, while the sum of the terms on the right increases. 3. DESIGN METHODOLOGY First of all, we restrict the design space exploration to use only integer values for the current mirror gains and for the width ratios of the transistors, as a way to improve the layout using common-centroid technique and dummy devices. It provides greater layout regularity, resulting in better device matching and consequent lowering of circuit spread from local variability. Our circuit design also prioritizes low power and low voltage operation. As a starting point, the forward inversion level of M1 is set as 3, and the inversion level of M2 (i f2 ) is fixed by the current gain K 1 and by the ratio S 2/S 1. It should be noted that a low i f2 reduces power consumption, but a higher V S2 value is needed to balance the circuit operation. This trade-off is illustrated in Figs. 4 and 5, using eq. (5) at 27 C. Also, a small aspect ratio for M1 and M2 contributes to lower the power consumption, but the designer must remember that smaller transistor area has a severe drawback, namely the increase of the local mismatch from local variability [12]. It is important to realize that V S2 has to be generated by a single SC cell in the circuit of Fig. 3. The maximum PTAT voltage is limited to around 100 mv at room temperature, since this voltage depends on the difference between the inversion levels of M3 and M4, and these levels must be kept in weak inversion to save power. We choose a value of K 1 = 6 and S 2/S 1 = 1 to demonstrate a practical implementation, leading to a V S2 58 mv. We can then proceed to sizing the self-cascode generator. Fig. 6 presents V SC from (7) as a function of current gain K 2 and aspect ratio S 4/S 3 at 27 C. Since we have chosen V S2 58 mv for the equilibrium condition, these curves can be used to determine S 4/S 3 = 4 and K 2 = 1. Note that V SC
4 The results presented here are for SPICE post-layout simulations of a 0.13µm process, and approximately match the analytical design of section 3. The implementation takes into consideration good matching layout practices such as common-centroid structures and dummies. The occupied silicon area is mm 2, as shown in Fig. 7. Figure 7: Layout of the proposed V T µm CMOS. extractor in Figure 4: Sizing of the V T 0 extractor. i f2 vs K 1. The MOSFETs used in this implementation are standard I/O transistors, that have higher threshold voltage in this process. Using the (g m/i d ) methodology described in [7], an average value of V T 0 resulted, being V T 0(nom) = 476 mv for T nom = 27 C and K T = 500 µv/ C. After a fine adjust through simulation, the design factors used were K 1 = 6 and K 2 = 1, while the aspect ratios are S 1,2 = 1/30, S 3 = 2/50, S 4 = 6.6/50 and S 5 = 10/15. The voltage extractor circuit employs positive feedback, and the stability of the equilibrium point V G1 = V T 0 must be guaranteed. Opening the loop on the gate of M1, and by varying V G1 while observing the resulting V G2, the operating point can be found and the loop gain can be calculated. This is shown in Fig. 8. Figure 5: Sizing of the V T 0 extractor. V S2 vs K 1. is in fact the V S2 DC source shown in Fig. 1, and also is V DS3 in Fig. 2, as defined in (7). Figure 8: DC operating point and loop gain. Figure 6: Sizing of the SC cell, V SC vs S 4/S SIMULATION RESULTS There is only one crossing point of both lines, which happens for V G1 = V T 0. The loop gain ( V G2/ V G1) at the crossing point is less than one, therefore providing a stable operating point. Fig. 9 presents V T 0 over temperature estimated by the (g m/i d ) method [7] (labeled ACM), and simulated in the V T 0 extractor circuit of Fig. 3 (labeled VTEX). The error defined by (11) is presented in Fig. 10. The circuit tracks the ideal threshold voltage with an error inferior to 1.3% under the -40 to 125 C temperature range. ( ) VT EX V ACM ɛ(%) = 100 (11) V ACM Fig. 11 presents the currents in each branch of the circuit. The whole circuit consumes 23 na at 27 o C, reaching
5 implementation starts operating at around 0.6 V, as shown in Fig. 13. The line sensitivity of V G1 is poor though, being 46 mv/v from 0.6 V to 1.2 V, while the current consumption sensitivity is 14 na/v. Both line sensitivity and PSRR could be increased by adding cascode current sources, for example, at the penalty of increasing the minimum supply voltage. Figure 9: Proposed circuit (VTEX) and g m/i d (ACM) V T 0 vs. temperature, V DD = 1.2 V. Figure 12: PSRR vs. frequency for V DD = 1.2 V and 27 C. Figure 10: Error vs. temperature, V DD = 1.2 V a maximum of 33 na at 125 o C. Startup behavior of the circuit was simulated, having a settling time of less than 3 ms, which is acceptable for our proof of concept. We expect that leakage currents are enough to start the circuit, but in real applications a startup circuit could be necessary for faster settling. Figure 11: Currents over temperature. PSRR simulated at 100 Hz and V DD = 1.2 V, is -30 db for V G1 and -50 db for V SC - Fig. 12. As predicted by (9), this Figure 13: Line Sensitivity of V G1 and I T OT AL vs. V DD, 27 C. To analyze the fabrication variability of the error, Monte Carlo (MC) simulations were done separately for local mismatch effects and average process variations, with 100 runs each. For average process MC all the transistors have their parameters changed equally in each run - Fig. 14 (top histograms). For local mismatch MC, the parameters of each transistor are varied individually in each run - Fig. 14 (middle histograms). Both effects are taken into account in a full variability analysis, shown in Fig. 14 (bottom histograms). The results presented are for V DD = 1.2 V under three different temperatures, -40, 27 and 125 C. As shown in the design methodology, the circuit s equilibrium point depends only on geometrical factors. It is thus less sensitive to average process variations, where V G1 tracks the threshold voltage value with a maximum error (mean and standard deviation) of ɛ(±3σ) = 0.61 ± 1.26%, comprising 99.7% of the samples. Local mismatch analysis, however, affect the current mirror and aspect ratio gains that define this equilibrium, resulting in a higher spread of ɛ(±3σ) = 0.67 ± 5.7%. A combined analysis yields a maximum error of ɛ(±3σ) = 0.73±5.61% for the whole operating temperature range. The mean and the sigma of each temperature and variability condition is shown in Fig. 14.
6 Figure 14: Histogram for 100 MC runs. Error at -40, 27 and 125 C, as defined in (11). Average process variation, local mismatch and combined variability. 5. CONCLUSION A resistorless ultra-low-power threshold voltage extractor circuit was presented, described by a continuous physical MOSFET model. It is a self-biased topology composed by transistors operating in weak and moderate inversion, that works with V DD,min V T 0 + 4φ t. Typical post-layout simulations of an I/O MOSFET in a 0.13µm CMOS process demonstrate an error for the extracted threshold voltage value inferior to 1.3%, at an extended temperature range of -40 to 125 C. The circuit consumes 28 nw at room temperature under V DD = 1.2 V. Monte Carlo simulations show that the maximum error spread is ɛ(±3σ) = 0.73 ± 5.61% for a combined variability analysis. Acknowledgment The authors are grateful to CNPq, the IC-BRAZIL program and MOSIS Educational Program for financial support. Also to V. Cunha for simulations. 6. REFERENCES [1] A. Ortiz-Conde, F. G. Sanchez, J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, A review of recent {MOSFET} threshold voltage extraction methods, Microelectronics Reliability, vol. 42, no. 4âĂŞ5, pp , [2] Z. Wang, Automatic vt extractors based on an n times;n2 mos transistor array and their application, Solid-State Circuits, IEEE Journal of, vol. 27, no. 9, pp , Sep [3] M. Johnson, An input-free vt extractor circuit using a two-transistor differential amplifier, Solid-State Circuits, IEEE Journal of, vol. 28, no. 6, pp , Jun [4] U. Cilingiroglu and S. K. Hoon, An optimally self-biased threshold-voltage extractor [mosfet circuit parametric testing], Instrumentation and Measurement, IEEE Transactions on, vol. 52, no. 5, pp , Oct [5] G. Fikos and S. Siskos, Low-voltage low-power accurate cmos vt extractor, Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 48, no. 6, pp , Jun [6] S. Vlassis and C. Psychalinos, Low-voltage cmos vt extractor, Electronics Letters, vol. 43, no. 17, pp , August [7] O. F. Siebel, M. C. Schneider, and C. Galup-Montoro, {MOSFET} threshold voltage: Definition, extraction, and some applications, Microelectronics Journal, vol. 43, no. 5, pp , [8] A. Cunha, M. Schneider, and C. Galup-Montoro, An mos transistor model for analog circuit design, Solid-State Circuits, IEEE Journal of, vol. 33, no. 10, pp , [9] E. Camacho-Galeano, C. Galup-Montoro, and M. Schneider, A 2-nw 1.1-v self-biased current reference in cmos technology, Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 52, no. 2, pp , Feb [10] E. Vittoz and J. Fellrath, Cmos analog integrated circuits based on weak inversion operations, Solid-State Circuits, IEEE Journal of, vol. 12, no. 3, pp , [11] G.-M. C. Rossi, C. and M. C. Schneider, Ptat voltage generator based on an mos voltage divider, in NSTI Nanotech, vol. 3, 2007, pp [12] M. Pelgrom, A. C. J. Duinmaijer, and A. Welbers, Matching properties of mos transistors, Solid-State Circuits, IEEE Journal of, vol. 24, no. 5, pp , Oct 1989.
A RESISTORLESS SWITCHED BANDGAP REFERENCE TOPOLOGY
A RESISTORLESS SWITCHED BANDGAP REFERENCE TOPOLOGY Hamilton Klimach, Moacir F. C. Monteiro Arthur L. T. Costa, Sergio Bampi Graduate Program on Microelectronics Electrical Engineering Department & Informatics
More information0.5 V Supply Voltage Reference Based on the MOSFET ZTC Condition
0.5 V Supply Voltage eference Based on the MOSFET ZTC Condition David Cordova NSCAD Microeltrônica david@nscad.org.br Sergio Bampi bampi@inf.ufrgs.br Pedro Toledo NSCAD Microeltrônica toledo@nscad.org.br
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationTransconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach
770 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach Anand Veeravalli, Student Member,
More informationDesign of Analog and Mixed Integrated Circuits and Systems Theory Exercises
102726 Design of nalog and Mixed Theory Exercises Francesc Serra Graells http://www.cnm.es/~pserra/uab/damics paco.serra@imb-cnm.csic.es 1 Introduction to the Design of nalog Integrated Circuits 1.1 The
More informationLOW CURRENT REFERENCES WITH SUPPLY INSENSITIVE BIASING
Annals of the Academy of Romanian Scientists Series on Science and Technology of Information ISSN 2066-8562 Volume 3, Number 2/2010 7 LOW CURRENT REFERENCES WITH SUPPLY INSENSITIVE BIASING Vlad ANGHEL
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationAn Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs
International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com
More informationAn Ultra-Low Power CMOS PTAT Current Source
An Ultra-Low Power CMOS PTAT Current Source Carlos Christoffersen Department of Electrical Engineering Lakehead University Thunder Bay, ON P7B 5E1, Canada Email: c.christoffersen@ieee.org Greg Toombs Department
More informationDESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2
ISSN 2277-2685 IJESR/October 2014/ Vol-4/Issue-10/682-687 Thota Keerthi et al./ International Journal of Engineering & Science Research DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN
More informationALow Voltage Wide-Input-Range Bulk-Input CMOS OTA
Analog Integrated Circuits and Signal Processing, 43, 127 136, 2005 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA IVAN
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationA CMOS Low-Voltage, High-Gain Op-Amp
A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37
More informationDesign and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing
Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More information4.5 Biasing in MOS Amplifier Circuits
4.5 Biasing in MOS Amplifier Circuits Biasing: establishing an appropriate DC operating point for the MOSFET - A fundamental step in the design of a MOSFET amplifier circuit An appropriate DC operating
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationA Resistorless CMOS Non-Bandgap Voltage Reference
A Resistorless CMOS Non-Bandgap Voltage Reference Mary Ashritha 1, Ebin M Manuel 2 PG Scholar [VLSI & ES], Dept. of ECE, Government Engineering College, Idukki, Kerala, India 1 Assistant Professor, Dept.
More informationWeek 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model
Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section
More informationA Robust Oscillator for Embedded System without External Crystal
Appl. Math. Inf. Sci. 9, No. 1L, 73-80 (2015) 73 Applied Mathematics & Information Sciences An International Journal http://dx.doi.org/10.12785/amis/091l09 A Robust Oscillator for Embedded System without
More informationDesign Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage
Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National
More informationDesign and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.
Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number
More informationVersatile Sub-BandGap Reference IP Core
Versatile Sub-BandGap Reference IP Core Tomáš Urban, Ondřej Šubrt, Pravoslav Martinek Department of Circuit Theory Faculty of Electrical Engineering CTU Prague Technická 2, 166 27 Prague, Czech Republic
More informationUltra-low Power Temperature Sensor
Ultra-low Power Temperature Sensor Pablo Aguirre and Conrado Rossi Instituto de Ing. Eléctrica, Facultad de Ingeniería Universidad de la República Montevideo, Uruguay. {paguirre,cra}@fing.edu.uy Abstract
More informationSensors & Transducers Published by IFSA Publishing, S. L.,
Sensors & Transducers Published by IFSA Publishing, S. L., 208 http://www.sensorsportal.com Fully Differential Operation Amplifier Using Self Cascode MOSFET Structure for High Slew Rate Applications Kalpraj
More informationShort Channel Bandgap Voltage Reference
Short Channel Bandgap Voltage Reference EE-584 Final Report Authors: Thymour Legba Yugu Yang Chris Magruder Steve Dominick Table of Contents Table of Figures... 3 Abstract... 4 Introduction... 5 Theory
More informationChapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers
Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher
More informationDESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.
http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.
More informationcost and reliability; power considerations were of secondary importance. In recent years. however, this has begun to change and increasingly power is
CHAPTER-1 INTRODUCTION AND SCOPE OF WORK 1.0 MOTIVATION In the past, the major concern of the VLSI designer was area, performance, cost and reliability; power considerations were of secondary importance.
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationLOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER
LOW VOLTAGE ANALOG IC DESIGN PROJECT 1 CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN Prof. Dr. Ali ZEKĐ Umut YILMAZER 1 1. Introduction In this project, two constant Gm input stages are designed. First circuit
More informationA sub-1 V nanopower temperature-compensated sub-threshold CMOS voltage reference with 0.065%/V line sensitivity
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS Int. J. Circ. Theor. Appl. (2013) Published online in Wiley Online Library (wileyonlinelibrary.com)..1950 A sub-1 V nanopower temperature-compensated
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationNAME: Last First Signature
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationd. Can you find intrinsic gain more easily by examining the equation for current? Explain.
EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationECE315 / ECE515 Lecture 9 Date:
Lecture 9 Date: 03.09.2015 Biasing in MOS Amplifier Circuits Biasing using Single Power Supply The general form of a single-supply MOSFET amplifier biasing circuit is: We typically attempt to satisfy three
More informationA Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier
A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier Kehul A. Shah 1, N.M.Devashrayee 2 1(Associative Prof., Department of Electronics and Communication,
More informationMOSFET flicker or noise has been extensively studied
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 10, OCTOBER 2004 1909 Consistent Noise Models for Analysis and Design of CMOS Circuits Alfredo Arnaud and Carlos Galup-Montoro,
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationCurrent Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors
Motivation Current Mirrors Current sources have many important applications in analog design. For example, some digital-to-analog converters employ an array of current sources to produce an analog output
More informationAn Analytical model of the Bulk-DTMOS transistor
Journal of Electron Devices, Vol. 8, 2010, pp. 329-338 JED [ISSN: 1682-3427 ] Journal of Electron Devices www.jeldev.org An Analytical model of the Bulk-DTMOS transistor Vandana Niranjan Indira Gandhi
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More informationLow Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic
More informationEFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET
EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET A.S.M. Bakibillah Nazibur Rahman Dept. of Electrical & Electronic Engineering, American International University Bangladesh
More informationLinear voltage to current conversion using submicron CMOS devices
Brigham Young University BYU ScholarsArchive All Faculty Publications 2004-05-04 Linear voltage to current conversion using submicron CMOS devices David J. Comer comer.ee@byu.edu Donald Comer See next
More informationMOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.
MOSFET Terminals The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals. For an n-channel MOSFET, the SOURCE is biased at a lower potential (often
More informationPrepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology
Prepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology OUTLINE Understanding Fabrication Imperfections Layout of MOS Transistor Matching Theory and Mismatches Device Matching, Interdigitation
More informationDesigning CMOS folded-cascode operational amplifier with flicker noise minimisation
Microelectronics Journal 32 (200) 69 73 Short Communication Designing CMOS folded-cascode operational amplifier with flicker noise minimisation P.K. Chan*, L.S. Ng, L. Siek, K.T. Lau Microelectronics Journal
More information3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference
1 3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference Xiangyong Zhou 421002457 Abstract In this report a current mode bandgap with a temperature coefficient of 3 ppm for the range from -117
More informationIMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS
IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS Marcelo Antonio Pavanello *, João Antonio Martino and Denis Flandre 1 Laboratório de Sistemas Integráveis Escola Politécnica
More informationMOS Field Effect Transistors
MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationRobust Ultra-Low Power Sub-threshold DTMOS Logic Λ
Robust Ultra-Low Power Sub-threshold DTMOS Logic Λ Hendrawan Soeleman, Kaushik Roy, and Bipul Paul Purdue University Department of Electrical and Computer Engineering West Lafayette, IN 797, USA fsoeleman,
More informationLecture 4: Voltage References
EE6378 Power Management Circuits Lecture 4: oltage References Instructor: t Prof. Hoi Lee Mixed-Signal & Power IC Laboratory Department of Electrical Engineering The University of Texas at Dallas Introduction
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationExtreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing
Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing W. S. Pitts, V. S. Devasthali, J. Damiano, and P. D. Franzon North Carolina State University Raleigh, NC USA 7615 Email: wspitts@ncsu.edu,
More informationDesign of a Voltage Reference based on Subthreshold MOSFETS
Advances in ntelligent Systems Research (ASR), volume 14 17 nternational Conference on Electronic ndustry and Automation (EA 17) esign of a oltage Reference based on Subthreshold MOSFES an SH, Bo GAO*,
More informationA Nano-Watt MOS-Only Voltage Reference with High-Slope PTAT Voltage Generators
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 1 A Nano-Watt MOS-Only Voltage Reference with High-Slope PTAT Voltage Generators Hong Zhang, Member, IEEE, Xipeng
More informationTransistor Characterization
1 Transistor Characterization Figure 1.1: ADS Schematic of Transistor Characterization Circuit 1.1 Question 1 The bias voltage, width, and length of a single NMOS transistor (pictured in Figure 1.1) were
More informationA Linear CMOS Low Drop-Out Voltage Regulator in a 0.6µm CMOS Technology
International Journal of Electronics and Electrical Engineering Vol. 3, No. 3, June 2015 A Linear CMOS Low DropOut Voltage Regulator in a 0.6µm CMOS Technology Mohammad Maadi Middle East Technical University,
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-3 MOSFET UNDER
More informationTWO AND ONE STAGES OTA
TWO AND ONE STAGES OTA F. Maloberti Department of Electronics Integrated Microsystem Group University of Pavia, 7100 Pavia, Italy franco@ele.unipv.it tel. +39-38-50505; fax. +39-038-505677 474 EE Department
More informationLOW POWER FOLDED CASCODE OTA
LOW POWER FOLDED CASCODE OTA Swati Kundra 1, Priyanka Soni 2 and Anshul Kundra 3 1,2 FET, Mody Institute of Technology & Science, Lakshmangarh, Sikar-322331, INDIA swati.kundra87@gmail.com, priyankamec@gmail.com
More information-55 C TO 170 C HIGH LINEAR VOLTAGE REFERENCES CIRCUITRY IN 0.18µm CMOS TECHNOLOGY. Joseph Tzuo-sheng Tsai and Herming Chiueh
Nice, Côte d Azur, France, 7-9 September 006-55 C TO 170 C HIGH LINEAR VOLTAGE REFERENCES CIRCUITRY IN 8µm CMOS TECHNOLOGY Joseph Tzuo-sheng Tsai and Herming Chiueh Nanoelectronics and Infotronic Systems
More informationDesign and Simulation of Low Voltage Operational Amplifier
Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America
More informationECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationECE 340 Lecture 40 : MOSFET I
ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More informationLow-voltage high dynamic range CMOS exponential function generator
Applied mathematics in Engineering, Management and Technology 3() 015:50-56 Low-voltage high dynamic range CMOS exponential function generator Behzad Ghanavati Department of Electrical Engineering, College
More informationLECTURE 19 DIFFERENTIAL AMPLIFIER
Lecture 19 Differential Amplifier (6/4/14) Page 191 LECTURE 19 DIFFERENTIAL AMPLIFIER LECTURE ORGANIZATION Outline Characterization of a differential amplifier Differential amplifier with a current mirror
More informationLow voltage, low power, bulk-driven amplifier
University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Theses Electrical Engineering 5-2009 Low voltage, low power, bulk-driven amplifier Shama Huda University
More informationTHE increased complexity of analog and mixed-signal IC s
134 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 2, FEBRUARY 1999 An Integrated Low-Voltage Class AB CMOS OTA Ramesh Harjani, Member, IEEE, Randy Heineke, Member, IEEE, and Feng Wang, Member, IEEE
More informationA High Speed-Low Power Comparator with Composite Cascode Pre-amplification for Oversampled ADCs
Journal of Automation and Control Engineering Vol. 1, No. 4, December 013 A High Speed-Low Power Comparator with Composite Cascode Pre-amplification for Oversampled ADCs Kavindra Kandpal, Saloni Varshney,
More informationHigh Voltage Operational Amplifiers in SOI Technology
High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper
More informationUltra Low Static Power OTA with Slew Rate Enhancement
ECE 595B Analog IC Design Design Project Fall 2009 Project Proposal Ultra Low Static Power OTA with Slew Rate Enhancement Patrick Wesskamp PUID: 00230-83995 1) Introduction In this design project I plan
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationTuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo
Bandgap references, sampling switches Tuesday, February 1st, 9:15 12:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Outline Tuesday, February 1st 11.11
More informationSubthreshold Op Amp Design Based on the Conventional Cascode Stage
Brigham Young University BYU ScholarsArchive All Theses and Dissertations 2013-06-13 Subthreshold Op Amp Design Based on the Conventional Cascode Stage Kurtis Daniel Cahill Brigham Young University - Provo
More informationAnalog IC: Project: 1.8 Volt Band Gap Reference: Due Date 11/09/2014
Analog IC: Project: 1.8 Volt Band Gap Reference: Due Date 11/09/2014 Frederick Rockenberger September 11, 2014 Project Specications bandgap reference maximum power consumption = 10 microwatt, supply voltage
More information!"" Ratul Kr. Baruah Department of Electronics and Communication Engineering, Tezpur University, India
Ratul Kr. Baruah Department of Electronics and Communication Engineering, Tezpur University, ndia ratulkr@tezu.ernet.in ABSTRACT n this paper a CMOS operational amplifier is presented which operates at
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationINTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010
Low Power CMOS Inverter design at different Technologies Vijay Kumar Sharma 1, Surender Soni 2 1 Department of Electronics & Communication, College of Engineering, Teerthanker Mahaveer University, Moradabad
More informationPERFORMANCE CHARACTERISTICS OF EPAD PRECISION MATCHED PAIR MOSFET ARRAY
TM ADVANCED LINEAR DEVICES, INC. e EPAD E N A B L E D PERFORMANCE CHARACTERISTICS OF EPAD PRECISION MATCHED PAIR MOSFET ARRAY GENERAL DESCRIPTION ALDxx/ALD9xx/ALDxx/ALD9xx are high precision monolithic
More informationEECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror
EECS3611 Analog ntegrated Circuit Design Lecture 3 Current Source and Current Mirror ntroduction Before any device can be used in any application, it has to be properly biased so that small signal AC parameters
More informationUnit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
More informationECE 546 Lecture 12 Integrated Circuits
ECE 546 Lecture 12 Integrated Circuits Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Integrated Circuits IC Requirements
More information0.85V. 2. vs. I W / L
EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,
More informationPVT Insensitive Reference Current Generation
Proceedings of the International MultiConference of Engineers Computer Scientists 2014 Vol II,, March 12-14, 2014, Hong Kong PVT Insensitive Reference Current Generation Suhas Vishwasrao Shinde Abstract
More informationIN digital circuits, reducing the supply voltage is one of
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 61, NO. 10, OCTOBER 2014 753 A Low-Power Subthreshold to Above-Threshold Voltage Level Shifter S. Rasool Hosseini, Mehdi Saberi, Member,
More informationDesign of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power Applications
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 3, Issue 11 (June 2014) PP: 1-7 Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power
More informationCHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN
93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data
More informationproblem grade total
Fall 2005 6.012 Microelectronic Devices and Circuits Prof. J. A. del Alamo Name: Recitation: November 16, 2005 Quiz #2 problem grade 1 2 3 4 total General guidelines (please read carefully before starting):
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationCURRENT references play an important role in analog
1424 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 54, NO. 7, JULY 2007 A 1-V CMOS Current Reference With Temperature and Process Compensation Abdelhalim Bendali, Member, IEEE, and
More informationA 2V Rail-to-Rail Micropower CMOS Comparator.
A 2V Rail-to-Rail Micropower CMOS Comparator. M. Barú, O. de Oliveira, F. Silveira. Instituto de Ingeniería Eléctrica Universidad de la República Casilla de Correos 30 Montevideo, Uruguay. Tel: +598 2
More informationIntroduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)
Microelectronic Circuits Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 1 MOSFET Construction MOSFET (Metal Oxide Semiconductor Field Effect Transistor) Slide 2
More information