A 80MHZ-TO-410MHZ 16-PHASES DLL BASED ON IMPROVED DEAD-ZONE OPEN-LOOP PHASE DETECTOR AND REDUCED-GAIN CHARGE PUMP
|
|
- Louise Hilda Kelley
- 6 years ago
- Views:
Transcription
1 Journal of Circuits, Systems, and Computers World Scientific Publishing Company A 80MHZ-TO-410MHZ 16-PHASES DLL BASED ON IMPROVED DEAD-ZONE OPEN-LOOP PHASE DETECTOR AND REDUCED-GAIN CHARGE PUMP SARANG KAZEMINIA * Urumi Graduate Institute Urmia, West Azerbaijan 57159, Iran s.kazeminia@urmia.ac.ir SOBHAN SOFI MOWLOODI Urumi Graduate Institute Urmia, West Azerbaijan 57159, Iran m.s.sofimowloodi@urumi.ac.ir KHAYROLLAH HADIDI Urumi Graduate Institute Urmia, West Azerbaijan 57159, Iran kh.hadidi@urmia.ac.ir Received (Day Month Year) Revised (Day Month Year) Accepted (Day Month Year) In this paper, a low jitter 16-phases DLL is proposed based on a simple and sensitive phase detector. Dead-Zone of the proposed PD is improved in compare to the conventional structures where the pulse generator postpones PD response and reduces the sensitivity. Also, the conventional structure of charge pumps is modified to inject small charge throughout the continuous outputs of PD. Smaller bias current is provided in charge pump via subtracting tail currents of intentionally mismatched differential pairs. Duty cycle of output differential phases is adjusted to around 50% using common mode setting strategy on delay elements. Simulation results confirm that DLL loop can provide 16- phases in frequency range of 80MHZ to 410MHz, consuming total power of 3.5mW and 5.6mW, respectively. The dead-zone of PD is also reduced from 80ps to 14ps when the pulse generator section is eliminated. Also, RMS jitter of about 45ps and 1.76ps are obtained at 80MHz and 410MHz, respectively, when the supply voltage is subject to around 40mvolts peak-to-peak noise disturbances. The proposed DLL can be implemented in less than 0.05mm 2 active area in a 0.18µm CMOS technology. Keywords: Delay Locked Loop, Charge Pump, Low Jitter DLL, Dead-Zone, Phase Detector. 1. Introduction Generating multiple phases of low jitter reference clock is widely demanded in clock generation of high-speed digital integrated circuits. Furthermore, in resource sharing applications when a single hardware is scheduled for several operations multiphase clock generation is required. For example, three phases of analog comparators within flash ADCs, reset, pre-amplification and latch, can be scheduled in a single stage hardware * Corresponding Author. Another contact sarang.kazeminia@yahoo.com. 1
2 2 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollah Hadidi applying proper timing strategy. As discussed in other literatures, DLLs are especially used in local oscillators for PCS applications, [1], high-speed clock/data recovery (CDR), [2], frequency multipliers, [3], Time to digital converter (TDC), [4], DRAMs, [5], SRAMs, [6], and high-resolution analog to digital converters. Phase locked loops, PLLs, and delay locked loops, DLLs, are two main candidates of low jitter multiphase clock generation. Although the ability of rejecting input clock jitter, PLLs are implemented in larger area and greater power consumption due to including VCO for generating fresh and low-jitter oscillating signals. In small area and low power applications, DLLs are preferred somewhere the clock generation strategy should be locally repeated inside the chip. Phase/Phase-Frequency detector, PD/PFD, dominantly determines the loop sensitivity in DLLs/PLLs. Hence, RMS jitter in both DLL/PLL loops is directly related to the sensitivity of PD/PFD. Conventional PDs commonly include positive feedback logic devices, [8] and [11], which withstands against developing the phase difference of updated inputs and enlarges the dead-zone, consequently. The proposed open loop PD in [7], is constructed from two sections: main core and pulse generator. Three digital signals, containing two differential reference clocks and 180 degrees delayed one, are applied as inputs. Although small dead-zone is expected from the simple structure of main core, but the pulse generator section dominantly determines sensitivity, due to delay of cascaded logic gates. Another problem initiates from the fact that very small gain requirements cannot be easily provided in regular charge pumps due to problems of generating and mirroring current in submicron ranges. In this paper, the restricting feature of conventional open loop PD, [7], is eliminated to enhance the loop sensitivity. Eliminating pulse generator develops continuous DC values on charge pump inputs and considerably increases loop gain due to opening the charge/discharge path for long time duration. Hence, a compatible charge pump is proposed to produce small charge pack from difference of intentionally mismatched tail current sources. Thus, the sensitivity of PD is enhanced with no longer side effect on loop gain and convergence behavior. The modified structure of PD and the proposed compatible charge pump is discussed in section 2. The modified structure of differential delay elements are presented in section 3. Section 4 is allocated to simulation results and finally section 5 concludes the paper. 2. Building Blocks of the Proposed DLL Fig.1 shows the building blocks of the proposed DLL. Eight differential delay elements are cascaded in loop structure to provide 22.5 phase difference on each output. Input reference clock signals are labeled by Clk_Ref and Clkb_Ref. PD detects the phase difference of reference and generated clock signals. Then, charge pump, CP, produces an analog output relates to the detected phase difference. Analog output of CP adjusts the delay of cascaded delay elements to provide near 360 phase throughout whole cells, when the phase difference at the PD s inputs is reduced to around zero.
3 Wide-Rangee 16-Phases DLLL Based on Improved Dead-Zone Phase Detector and Reduced Gain Charge Pump 3 As shown, two phases of 180 and 360 degrees, labeled to Clk_180 and Clk_360 on delay cell s outputs, are fedback to PD to determine the priority or recency in compare to the input reference clock signals. Transferring two digital signals back to PD s input can be considered as the main drawback of this method due to probable complexities in layout pattern. Figure 1. Building Blocks of the Proposed DLL A. The Modified Phase Detector Detail description of the modified PD is shown in Fig.2. Two master-slave clocked inverters are employed, partially similar to the main core of PD in [7]. As shown, one of the input reference clock signals, Clk Ref, is sampled by two generated phasess of 180 and 360 degrees to decide voltage level of PD s output, called UP node. Also, the delayed clock signal of Clk_180 is concurrently sampled by differential input reference clocks in master-slave configuration to propagate high or low level voltage on other output of PD, called DN node. When the falling edge of reference clock arrives befor/afterr the falling edge of clk_180, high/low level of input voltage is buffered to UP/DN node. Two complementary values are expected at UP and DN outputs due to both reference and generated signals participate in sampling. The sensitivity of PD is only restricted by the required time of sampling within clocked inverter. In PD of [7], evaluation of priority is performed by similar sampling method; meanwhile pulse generator section provides narrow pulses to restrict the time duration of charging in charge pump and reducee the loop gain, consequently. Besides the role of gain reduction, dead-zone is increased considering use of logic NAND gates in [7]. Namely, very small differences of falling reference and rising generated clocks can be detected by main core, whereas the NAND gates in pulse generator section might dismiss differences smaller
4 4 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollah Hadidi than gate delay of a typical NAND gate. Timing representation of PD s inputs and outputs is shown in Fig. 3 for both cases of positive and negativee phase differences. Figure 2. Detail Description of the Proposed PD Figure 3. Behaviour of PD in Response to Phase Differences To estimatee the dead-zone, PD is separately simulated. A test digital signal with the same frequency, but intentionally differedd in phase, is moved toward or away from the reference clock. The points of changing output levels from high to low and vice-versa, are considered. Fig.3 shows a simple comparison between dead-zone of [7] and this work which confirms about 83% improvement when the pulse generator is eliminated.
5 Wide-Rangee 16-Phases DLLL Based on Improved Dead-Zone Phase Detector and Reduced Gain Charge Pump 5 Figure 4. Dead-Zone Reduction in Proposed PD in Compare to [7] A novel strategy of gain reduction is proposed inside the charge pump which removes the concern of gain control within the PD section. B. The Proposed Gain-Reducedd Charge Pump Due to eliminating pulse generator in PD, continuous DC values of UP and DN opens the charge/discharge path for large time durations. Hence, large charge packages are pumped during each clock cycle. Two straightforward methods are knownn to decrease the slope of charging in regular charge pumps: firstly, increasing the capacitance in LP filter and secondly, reducing the charging/discharging current. The first option is limited by area constraints. Also, the second one is involved in the problems of generating and mirroring sub-micron currents. Considering that the variations of small currents is comparable to the absolute values of current source, hence current mirrors are not supposed for low current applications. A new idea is that two currents in middle ranges are produced which are intentionally mismatched to provide non-equal currents with small differences. Then, the difference of generated currents can be easily used as the very small current in CP. Fig.5 shows the basic idea of generating small current, separated in two cases. In the case of (a), when UP=1 and DN=0, smalll current of δi is steered to output capacitors from Push to Pull output. Hence, Push/Pull output would be charged/discharged. In the case of (b) current path is reversed to discharge/charge Push/Pull node.
6 6 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollah Hadidi Figure 5. Basic Idea of Generating Small Currents in CP (a) Charging and (b) Discharging Mode Circuit implementation of Fig.5 is illustrated in Fig.6 in which two NMOS devices with different sizes of (w) and (w+δw) are considered as the down tail current sources. Also, PMOS current sources are proportionally mismatched. Small mismatch is intentionally provided by changing the size of devices, (δw). Hence, the current of (I) and (I+δI) is expected to be producedd in both PMOS and NMOS sides. The value of (δw) should be selected more than the maximum reported value of unwanted process variations or fabrication undesirability. The other non-idealities, such as current variations due to output voltage swings similarly affect tail current sources in identical directions. Differential pairs of Fig..6 steer all currents of tail sources into one side when experience voltage difference of more than 2(ΔV), in whichh ΔV is the overdrive voltage of input devices of differential pair at balanced mode. Hence, the full digital range of UP and DN voltages are not required. Figure 6. CMOS Implementation of Fig.5
7 Wide-Rangee 16-Phases DLLL Based on Improved Dead-Zone Phase Detector and Reduced Gain Charge Pump 7 Circuit of Fig. 7(a) is used to reduce the swing of UP and DN signals from digital levels to smaller values, UP_Red and DN Red. Reducing the peak-to-peak voltage swing to around 400mv causes to prevent deep cut-off situation of M1-M8. Also, the voltage level of nodes X1, X2, Y1 and Y2 is preserved in desiredd range to keep the tail current sources on, throughh PD s output variations. Turning tail current sources on for all possible values of PD s output, means passing a constant current from supply to ground which is more important in low-noise applications due to eliminating probable current spikes from supply voltage. Figure 7. CMOS Implementation of (a) Swing Reducing Block (b) Lock Detector C. Lock Detector Charging and discharging mode of charge pump are discussed in the cases of (a) and (b) in Fig.5. When the loop is locked in correct situation, both the outputs rise to one, UP=1 and DN=1, observing the PD of Fig.2. Hence, the charge pump should stop the charging/discharging operation. A simple XOR gate of Fig. 7(b) is utilized to intercept the path of current sources from the output capacitors. The output of Lock Detect, can bring M9 and M10 into cut off region to hold the CP s outputs unchanged, when both Up and DN are rised up to high level. A problem, is the leakage current of capacitors, after locking. Hence, the DLLL loop might periodically exit from lock situation, after thousand cycles of input clock and return to lock state again. 3. The Modified Structure of Differential Delay Elements Differential structure of delay cells is shown in Fig..8. Delay is controlled via two devices, using both the Push and Pull outputs of the charge pump. In the case of Up=1 and DN=0, charge pump will charge the Push and speedss down the delay elements from two directions: firstly, through M Push by decreasing the bias current, and secondly through M Pull by increasing the sink current. M Pull steers some portion of tail current to partially reduce the effective currents of up and down. Concurrent control of the effective current
8 8 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollah Hadidi of delay elements from two paths might enlarge the operating range of DLLL within the definite range of control voltages. Figure 8. Detail Description of Delay Elements with CM Setting Strategy To avoid the mismatch problems of up and down tail currents, DC setting strategy of [7] is also utilized. Otherwise, the duty cycle of the generated differential clocks undesirably deviate from 50 percent in opposite directions of changing output s CM level. The DCcorrected by level of each stage is sensed at the next one via two resistors, R, and then is changing the up and down tail currents via M CMP and M CMN, as depicted in Fig.8. This means a simple averaging on generated clock signals without reducing effect on speed. 4. Simulation Results DLL loop has been simulated using the BSIM3 model of level49 HSPICE parameters in a 0.18µm CMOS process. In all simulations, inverter gates are considered at output nodes of generated phases to provide the possibility of using outputs with other hardware. Hence, capacitive loads are introduced on all cells which partially reducee the maximumm operating frequency. Layout pattern of the proposed DLL is shown in Fig. 9, includes 8-differential delay elements, charge pump, capacitances of LP filter and phase detector. As estimated, the proposed DLL can be implemented in less than 0.05mm 2 active area in a 0.18µm CMOS technology.
9 Wide-Rangee 16-Phases DLLL Based on Improved Dead-Zone Phase Detector and Reduced Gain Charge Pump 9 Figure 9. Layout Pattern of the Proposed DLL The simplified circuit of Fig. 10(a) and 10(b) are simulated for whole range of CP s input voltage representing the conventional bias method and the proposed one. As shown in Fig.11, more silent charging/discharging current is achieved on CP s capacitance, in response to whole range ramp input voltages, in compare to the case of using a single tail current source. The whole-range inputs and the passing current from CP s capacitance are illustrated for both casess in Fig. 11(a) and 11(b), respectively. Results confirm that small currents can be more properly produced and mirrored subtracting two larger bias currents with smaller dependencee to input voltage levels of CP. Figure 10. The Simplified Model of ( a) Conventional (b) Proposed Strategy of Charge Pump
10 10 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollahh Hadidi Figure 11. (a) The Full-Range Inputs of in1 and in2 (b) The I CP, for Circuits of Fig. 9(a) and 9(b). The intentional mismatch of δw in Fig. 6, is considered such that reliably provide the proper difference of δi in tail current sources. Monte-Carlo analysis with the Gaussian distribution on threshold voltage of tail current source devices is performed and the results are shown in Fig. 12. As clarified in Fig. 12(b), the maximum value of I differs from the minimum value of I+δI more than 4.5µA which provides a good margin, even if 13mVolts variations on threshold voltages of tail devices is occurred. The central values of I and I+δI are selected around 30µA and 45µA, respectively. Figure 12. (a) Threshold Voltage Variations in Gaussian Distribution in Monte-Carlo Analysis (b) The Generated Tail Currents of I and I+δI.
11 Wide-Rangee 16-Phases DLLL Based on Improved Dead-Zone Phase Detector and Reduced Gain Charge Pump 11 Locking behavior of closed loop structure is shown in Fig.13 at 100MHz input frequency. The control voltage of Push node is remained unchanged throughh locked area as shown in Fig. 13(a). Inputs of PD, colored in red and black in Fig. 13(b), are finally conformed in phase when the loop is locked. Figure 13. (a) Control Voltage of Push Node (b) PD s Inputs. Through Unlocked and Locked Area All phases of DLL s outputs are shown in Fig.14 at 400MHz frequency of reference clock, through locked area. Considering total phases of 360 degrees, each output is differed from neighbor one equal to 22.5 degrees. Simulation results confirm that about 100 clock cycles are required for complete lock of DLL loop when the control voltage rises up from zero to its final value. The mentioned problem of leakage currents, discussed in section 2.C, is clarified in Fig.15 at 200MHz operating frequency. When the loop is locked, the lock detector circuit of Fig. 7(b) intercepts the path of charging/discharging output capacitance of CP. After locking, both the UP and DN outputs are reached to high level voltage, however, narrow falling pulses are generated by lock-detector circuit to compensate the discharge of CP s output capacitance and brings the output phases of DLL back into lock situation.
12 12 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollahh Hadidi Figure 14. All Generated Phases at 400MHz Operating Frequency Figure 15. Problem of Leakage Current in Presence of Lock-Detector Circuit (a) Control Voltage at Push Node (b) Falling Pulses of UP Node
13 Wide-Rangee 16-Phases DLLL Based on Improved Dead-Zone Phase Detector and Reduced Gain Charge Pump 13 The settling behavior and output pulses of PD are illustrated in Fig. 16 for the mentioned conditions of Monte-Carlo analysiss in which the threshold voltage of all devices randomly experience around 13mVolts peak-to-peak variations. Multiple control voltages and the corresponding PD s pulses are separated by colors in Fig. 16(a), 16(b) and 16(c). Figure 16. (a) Control Voltage at Push Node (b) Falling Pulses of UP Node (c) Rising Pulses of DN Node in Monte-Carlo Analysis and Peak-to-Peak Variations of 10mVolts on Threshold Voltages Variations in different corners are also considered in transient behavior. The control voltage is illustrated in Fig. 17 and Fig. 18 at 400MHz and 80MHz operating frequencies for all process corners. To provide practical conditions of jitter evaluation, noisy supply with the peak-to-peak value of 40mv is applied on 1.8volts supply voltage. Noise pattern is constructed from a set of sinusoidal voltage sources in series combination with the frequency range of 10MHz to 2GHz. Larger amplitudes are allocated to the multiples of input reference clock as might practically occurs via the substrate couplings. Eye diagram and jitter histogram for one of the output phases is illustrated in Fig.19 at 80MHz input frequency, yields the peak-to-peakk and RMS jitter of around 190ps and 45ps, respectively. Jitter analysis is also presented in Fig.20 at 400MHz input frequency, confirms the peak-to-peak and RMS jitter of around 12ps and 1.76ps, respectively.
14 14 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollahh Hadidi Figure 17. Control Voltage After Settling for TT, FF, SS, SF and FS 400MHz Operating Frequency Figure 18. Control Voltage After Settling for TT, FF, SS, SF and FS Operating Frequency
15 Wide-Rangee 16-Phases DLLL Based on Improved Dead-Zone Phase Detector and Reduced Gain Charge Pump 15 Figure 19. Transitions in Eye Diagram and Jitter Histogram at 80MHz Referencee Frequency for 40mv Peak-to- Peak Noise on Supply Voltage Figure 20. Eye Diagram and Jitter Histogram at 400MHz Reference Frequency for 40mv Peak-to-Peak Noise on Supply Voltage
16 16 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollahh Hadidi RMS jitter of the proposed DLL is plotted in Fig.21 for frequencies of 80, 200, 300 and 400MHz in two cases: Firstly, when the 1.8v supply voltage is subject to 40mv peak-to- noise is peak noise, which is distinguished by solid lines, and secondly, when the supply eliminated, is separated by dashed lines. Figure 21. RMS Jitter for Flat and Noisy Supply Voltage 5. Conclusions A low-jitter 16-phases DLL is proposed in the frequency range of MHz in a 0.18µm CMOS technology. A sensitive phase detector with small dead-zone is presented. Also, a novel structure of charge pump is proposed to generatee small bias currents and smaller loop gain. Table I summarizess the features of DLL at some operating frequencies. Table I. DLL Specifications at Wide-Range Operating Frequencies. Operating Frequency(MHZ) RMS Jitter(ps) for 40mv P-t-P Supply Noise Power Cons. (mw) Control Voltage (volts) of node 1.46 Push
17 Wide-Range 16-Phases DLL Based on Improved Dead-Zone Phase Detector and Reduced Gain Charge Pump 17 Power consumption would be increased when the operating frequency is reached near to maximum operating frequency. The RMS jitter is also reduced at higher operating frequencies. Also, the control voltage of Push node would be reduced to provide the larger bias currents at higher operating frequencies. Table II compares the proposed DLL with other similar works. Noisy conditions are also provided to simulate the practical conditions. Table II. Comparison Table. [15] 2011 [10] 2012 [7] 2013 [16] 2013 This Work Process (µm) Operating frequency Range(MHz) Supply (volts) No. Phases 5 N.A PtP Jitter N.A. RMS Jitter freq(mhz) Area (mm 2 ) N.A
18 18 Sarang Kazeminia, Sobhan Sofi Mowloodi and Khayrollah Hadidi References 1. G. Chien and P. R. Gray, A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications, IEEE Journal of Solid-State Circuits, Vol.35, No. 12, Dec 2000, pp: H. H. Chang, R. J. Yang and S. I. Liu, Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection, IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 51, No. 12, Dec. 2004, pp R-J. Yang and S-I. Liu, A MHz harmonic- free all-digital delay-locked loop using a variable SAR algoritam, IEEE Journal of Solid-State Circuits, Feb 2007, Vol.42, No. 2, pp: B. K. Swann, A 100-ps Time-Resolution CMOS Time-to-Digital Converter for Positron Emission Tomography Imaging Applications, IEEE JOURNAL of solid-state circuits. vol. 39. No. 11. Nov W-J. Yun, H-W. Lee, D. Shin and S.Kim, A 3.57 Gb/s/ pin low jitter all-digital DLL with dual DCC circuit for GDDR3 DRAM in 54-nm CMOS technology, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(9), J. 6. N-S. Kim, U-R. Cho and H-G. Byun, Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application, Proceedings of the IEEE Custom Integrated Circuits Conference, 2005, (pp , 18 21). 7. S. Kazeminia, Kh. Hadidi and A. Khoei, A Low Jitter 110MHz 16-Phase Delay Locked Loop Based on a Simple and Sensitive Phase Detector, 21st Iranian Conference on Electrical Engineering, ICEE 2013, May J. Kim and et Al., A Low-Jitter Mixed-Mode DLL for High-Speed DRAM Applications, IEEE Journal of Solid-State Circuits, Vol.35, No.10, October H-H Chang, J-W Lin, C-Y Yang, and S-I Liu, A Wide-Range Delay-Locked Loop with a Fixed Latency of One Clock Cycle, IEEE Journal of Solid-State CircuitsVol. 37, No. 8, pp August H-G Park, S.Y. Kim, K-Y Lee, A low power DLL based clock and data recovery circuit with wide range anti-harmonic lock, Analog Integrated Circuits and Signal Processing, Springer, pp: October D. J. Foley and et Al., CMOS DLL-Based 2-V 3.2-ps Jitter 1-GHz Clock Synthesizer and Temperature Compensated Tunable Oscillator, IEEE Journal of Solid-State Circuits, Vol. 36, NO. 3, March R.C-H. Chang, H-M Chen and P-J. Huang, A Multi-Phase-Output Delay-Locked Loop with a Novel Star-Controlled Phase/Frequency Detector, IEEE Transactions on Circuits and Systems-I, March 2008, Vol. 55, No. 9, pp: C-C. Chen and S-I. Liu, An Infinite Phase Shift Delay-Locked Loop with Voltage-Controlled Sawtooth Delay Line, IEEE Journal of Solid-State Circuits, Nov 2007, Vol. 43, No. 11, pp: Cheng Jia, Linda Milor, A DLL Design for Testing I/O Setup and Hold Times, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(9), Vol. 17, No. 11, pp: , November Moazedi M, Abrishamifar A, Ghanaatian A, A low-power multiphase-delay-locked loop with a self-biased charge pump and wide-range linear delay element, Cyber Journals, Multidisciplinary Journals in Science and Technology, Journal of Selected Areas in Microelectronics (JSAM). April 2011: S. Mohammadi-Mohaghegh and R. Sabbaghi-Nadooshan, A Fast-Lock Low-Jitter DLL with Double Edge Synchronization in 0.18µm CMOS Technology, British Journal of Applied Science & Technology, Vol: 3, Issue: 4, October-December 2013, pp:
A Low-Jitter MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements
Journal of Information Systems and Telecommunication, Vol. 2, No. 3, July-September 2014 166 A Low-Jitter 20-110MHz DLL Based on a Simple PD and Common-Mode Voltage Level Corrected Differential Delay Elements
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationA Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.3, JUNE, 2014 http://dx.doi.org/10.5573/jsts.2014.14.3.331 A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
More informationA wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology
A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology Ching-Che Chung 1a), Duo Sheng 2, and Sung-En Shen 1 1 Department of Computer Science & Information
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 149 Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationSynchronous Mirror Delays. ECG 721 Memory Circuit Design Kevin Buck
Synchronous Mirror Delays ECG 721 Memory Circuit Design Kevin Buck 11/25/2015 Introduction A synchronous mirror delay (SMD) is a type of clock generation circuit Unlike DLLs and PLLs an SMD is an open
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationA New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in
A New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in HWANG-CHERNG CHOW and NAN-LIANG YEH Department and Graduate Institute of Electronics Engineering Chang Gung University
More informationDelay-based clock generator with edge transmission and reset
LETTER IEICE Electronics Express, Vol.11, No.15, 1 8 Delay-based clock generator with edge transmission and reset Hyunsun Mo and Daejeong Kim a) Department of Electronics Engineering, Graduate School,
More informationSelf-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas
Self-Biased PLL/DLL ECG721 60-minute Final Project Presentation Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Outline Motivation Self-Biasing Technique Differential Buffer
More informationAn accurate track-and-latch comparator
An accurate track-and-latch comparator K. D. Sadeghipour a) University of Tabriz, Tabriz 51664, Iran a) dabbagh@tabrizu.ac.ir Abstract: In this paper, a new accurate track and latch comparator circuit
More informationModule -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
More informationSingle-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time Resolution
Circuits and Systems, 2011, 2, 365-371 doi:10.4236/cs.2011.24050 Published Online October 2011 (http://www.scirp.org/journal/cs) Single-Stage Vernier Time-to-Digital Converter with Sub-Gate Delay Time
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationA PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:
More informationAccomplishment and Timing Presentation: Clock Generation of CMOS in VLSI
Accomplishment and Timing Presentation: Clock Generation of CMOS in VLSI Assistant Professor, E Mail: manoj.jvwu@gmail.com Department of Electronics and Communication Engineering Baldev Ram Mirdha Institute
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationA Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, OL.13, NO.5, OCTOBER, 2013 http://dx.doi.org/10.5573/jsts.2013.13.5.459 A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier Geontae
More informationEnergy Efficient and High Speed Charge-Pump Phase Locked Loop
Energy Efficient and High Speed Charge-Pump Phase Locked Loop Sherin Mary Enosh M.Tech Student, Dept of Electronics and Communication, St. Joseph's College of Engineering and Technology, Palai, India.
More informationDESIGN, ANALYSIS AND SIMULATION OF A JITTER REDUCTION CIRCUIT. (JRC) SYSTEM AT 1GHz. A Thesis. presented to
DESIGN, ANALYSIS AND SIMULATION OF A JITTER REDUCTION CIRCUIT (JRC) SYSTEM AT 1GHz A Thesis presented to the Faculty of California Polytechnic State University, San Luis Obispo In Partial Fulfillment of
More informationCMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL
IEEE INDICON 2015 1570186537 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 60 61 62 63
More informationA Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter
University of Pennsylvania ScholarlyCommons epartmental Papers (ESE) epartment of Electrical & Systems Engineering 7-1-2003 A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and
More informationPhase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
5th International Conference on Computer Sciences and Automation Engineering (ICCSAE 2015) Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
More informationFast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications
Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications Duo Sheng 1a), Ching-Che Chung 2,andChen-YiLee 1 1 Department of Electronics Engineering & Institute of
More informationAvailable online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 64 ( 2013 ) 377 384 International Conference On DESIGN AND MANUFACTURING, IConDM 2013 A Novel Phase Frequency Detector for a
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More informationA Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 14, Number 4, 2011, 380 391 A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator Seok KIM 1, Seung-Taek YOO 1,2,
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationDESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS Nilesh D. Patel 1, Gunjankumar R. Modi 2, Priyesh P. Gandhi 3, Amisha P. Naik 4 1 Research Scholar, Institute of Technology, Nirma University,
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationDesigning Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 3, June 2014, PP 18-30 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Designing
More informationDLL Based Clock Generator with Low Power and High Speed Frequency Multiplier
DLL Based Clock Generator with Low Power and High Speed Frequency Multiplier Thutivaka Vasudeepthi 1, P.Malarvezhi 2 and R.Dayana 3 1-3 Department of ECE, SRM University SRM Nagar, Kattankulathur, Kancheepuram
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationA CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 06, 2015 ISSN (online): 2321-0613 A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati
More informationTaheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
More informationLETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation
196 LETTER A 1.25-Gb/s Burst-Mode Half-Rate Clock and Data Recovery Circuit Using Realigned Oscillation Ching-Yuan YANG a), Member and Jung-Mao LIN, Nonmember SUMMARY In this letter, a 1.25-Gb/s 0.18-µm
More informationResearch on Self-biased PLL Technique for High Speed SERDES Chips
3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationHighly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip
Highly Reliable Frequency Multiplier with DLL-Based Clock Generator for System-On-Chip B. Janani, N.Arunpriya B.E, Dept. of Electronics and Communication Engineering, Panimalar Engineering College/ Anna
More informationLow Power Phase Locked Loop Design with Minimum Jitter
Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant
More informationA Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 8, AUGUST 2002 1021 A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle Hsiang-Hui Chang, Student Member, IEEE, Jyh-Woei Lin, Ching-Yuan
More informationA low-variation on-resistance CMOS sampling switch for high-speed high-performance applications
A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,
More informationA Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication.
A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication. PG student, M.E. (VLSI and Embedded system) G.H.Raisoni College of Engineering and Management, A nagar Abstract: The
More informationAn All-digital Delay-locked Loop using a Lock-in Pre-search Algorithm for High-speed DRAMs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.6, DECEMBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.6.825 ISSN(Online) 2233-4866 An All-digital Delay-locked Loop using
More informationA 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery
More informationFRACTIONAL-N FREQUENCY SYNTHESIZER DESIGN FOR RFAPPLICATIONS
FRACTIONAL-N FREQUENCY SYNTHESIZER DESIGN FOR RFAPPLICATIONS MUDASSAR I. Y. MEER Department of Electronics and Communication Engineering, Indian Institute of Technology (IIT) Guwahati, Guwahati 781039,India
More informationSimple odd number frequency divider with 50% duty cycle
Simple odd number frequency divider with 50% duty cycle Sangjin Byun 1a), Chung Hwan Son 1, and Jae Joon Kim 2 1 Div. Electronics and Electrical Engineering, Dongguk University - Seoul 26 Pil-dong 3-ga,
More informationThe Use and Design of Synchronous Mirror Delays. Vince DiPuccio ECG 721 Spring 2017
The Use and Design of Synchronous Mirror Delays Vince DiPuccio ECG 721 Spring 2017 Presentation Overview Synchronization circuit Topologies covered in class PLL and DLL pros and cons Synchronous mirror
More informationOptimization of Digitally Controlled Oscillator with Low Power
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled
More informationAn Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs
International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com
More informationA Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter
Int. J. Communications, Network and System Sciences, 010, 3, 66-71 doi:10.436/ijcns.010.31009 Published Online January 010 (http://www.scirp.org/journal/ijcns/). A Simple On-Chip Automatic Tuning Circuit
More informationDESIGN OF A NOVEL CURRENT BALANCED VOLTAGE CONTROLLED DELAY ELEMENT
DESIGN OF A NOVEL CURRENT BALANCED VOLTAGE CONTROLLED DELAY ELEMENT Pooja Saxena 1, Sudheer K. M 2, V. B. Chandratre 2 1 Homi Bhabha National Institute, Mumbai 400094 2 Electronics Division, Bhabha Atomic
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationA Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage
International Journal of Engineering & Technology IJET-IJENS Vol:14 No:04 75 A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage Mohamed A. Ahmed, Heba A. Shawkey, Hamed A. Elsemary,
More informationA Clock and Data Recovery Circuit With Programmable Multi-Level Phase Detector Characteristics and a Built-in Jitter Monitor
1472 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 62, NO. 6, JUNE 2015 A Clock and Data Recovery Circuit With Programmable Multi-Level Phase Detector Characteristics and a Built-in
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationCPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4
CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4 1 2 3 4 5 6 7 8 9 10 Sum 30 10 25 10 30 40 10 15 15 15 200 1. (30 points) Misc, Short questions (a) (2 points) Postponing the introduction of signals
More informationA Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationA Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control
A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control Sooho Cha, Chunseok Jeong, and Changsik Yoo A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2
More informationDesign of Low Power High Speed Fully Dynamic CMOS Latched Comparator
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 4 (April 2014), PP.01-06 Design of Low Power High Speed Fully Dynamic
More informationLecture 7: Components of Phase Locked Loop (PLL)
Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 8: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam 1 is
More informationA Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation
WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos 1, Mark Horowitz 1 Computer Systems Laboratory, Stanford
More informationTHIS paper deals with the generation of multi-phase clocks,
984 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 53, NO. 5, MAY 2006 Phase Averaging and Interpolation Using Resistor Strings or Resistor Rings for Multi-Phase Clock Generation Ju-Ming
More informationREDUCING power consumption and enhancing energy
548 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 63, NO. 6, JUNE 2016 A Low-Voltage PLL With a Supply-Noise Compensated Feedforward Ring VCO Sung-Geun Kim, Jinsoo Rhim, Student Member,
More informationInternational Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN
International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 1 Design of Low Phase Noise Ring VCO in 45NM Technology Pankaj A. Manekar, Prof. Rajesh H. Talwekar Abstract: -
More informationLow-Power Digital CMOS Design: A Survey
Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with
More informationSelf Biased PLL/DLL. ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17
Self Biased PLL/DLL ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17 1 Jitter Self Biased PLL/DLL Differential Buffer Delay Fig. 19.57 Bias Generator Self Biased DLL Input/Output p Delay
More informationEE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements
EE290C - Spring 04 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 11 Components Phase-Locked Loops Viterbi Decoder Borivoje Nikolic March 2, 04. Announcements Homework #2 due
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationDESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP
DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationSudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal
International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta
More informationA digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme
A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme Young-Chan Jang a) School of Electronic Engineering, Kumoh National Institute of Technology, 1, Yangho-dong,
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More informationEnergy-Recovery CMOS Design
Energy-Recovery CMOS Design Jay Moon, Bill Athas * Univ of Southern California * Apple Computer, Inc. jsmoon@usc.edu / athas@apple.com March 05, 2001 UCLA EE215B jsmoon@usc.edu / athas@apple.com 1 Outline
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationIN RECENT years, the phase-locked loop (PLL) has been a
430 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 6, JUNE 2010 A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm Chia-Tsun Wu, Wen-Chung Shen,
More informationDesign of Low Noise 16-bit CMOS Digitally Controlled Oscillator
Design of Low Noise 16-bit CMOS Digitally Controlled Oscillator Nitin Kumar #1, Manoj Kumar *2 # Ganga Institute of Technology & Management 1 nitinkumarvlsi@gmail.com * Guru Jambheshwar University of Science
More informationDesign of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop
Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines
More informationA NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP
A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP Noushin Ghaderi 1, Khayrollah Hadidi 2 and Bahar Barani 3 1 Faculty of Engineering, Shahrekord University, Shahrekord, Iran
More informationIN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation
JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters
More informationIN digital circuits, reducing the supply voltage is one of
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 61, NO. 10, OCTOBER 2014 753 A Low-Power Subthreshold to Above-Threshold Voltage Level Shifter S. Rasool Hosseini, Mehdi Saberi, Member,
More informationDESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM
DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM 1 Mitali Agarwal, 2 Taru Tevatia 1 Research Scholar, 2 Associate Professor 1 Department of Electronics & Communication
More informationNOVEL OSCILLATORS IN SUBTHRESHOLD REGIME
NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological
More informationA High-Resolution Dual-Loop Digital DLL
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 216 ISSN(Print) 1598-1657 http://dx.doi.org/1.5573/jsts.216.16.4.52 ISSN(Online) 2233-4866 A High-Resolution Dual-Loop Digital DLL
More informationA Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS
A Unity Gain Fully-Differential 0bit and 40MSps Sample-And-Hold Amplifier in 0.8μm CMOS Sanaz Haddadian, and Rahele Hedayati Abstract A 0bit, 40 MSps, sample and hold, implemented in 0.8-μm CMOS technology
More informationSCALING power supply has become popular in lowpower
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 1, JANUARY 2012 55 Design of a Subthreshold-Supply Bootstrapped CMOS Inverter Based on an Active Leakage-Current Reduction Technique
More informationComparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 4, Ver. I (Jul - Aug. 2015), PP 22-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Comparison And Performance Analysis
More informationDesign of New Full Swing Low-Power and High- Performance Full Adder for Low-Voltage Designs
International Academic Institute for Science and Technology International Academic Journal of Science and Engineering Vol. 2, No., 201, pp. 29-. ISSN 2-9 International Academic Journal of Science and Engineering
More informationDr. K.B.Khanchandani Professor, Dept. of E&TC, SSGMCE, Shegaon, India.
Design and Implementation of High Performance, Low Dead Zone Phase Frequency Detector in CMOS PLL based Frequency Synthesizer for Wireless Applications Priti N. Metange Asst. Prof., Dept. of E&TC, MET
More informationInternational Journal of Modern Trends in Engineering and Research
International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 28-30 April, 2016 Temperaments in the Design of Low-voltage Low-power Double Tail Comparator
More informationComparison between Analog and Digital Current To PWM Converter for Optical Readout Systems
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology
More information