Electrical Characterization of a 64 Ball Grid Array Package
|
|
- Clifton Caldwell
- 6 years ago
- Views:
Transcription
1 EMC Europe - Hamburg, 8 th September 008 Summary Electrical Characterization of a 64 Ball Grid Array A. Boyer (), E. Sicard (), M. Fer (), L. Courau () () LATTIS - INSA of Toulouse - France () ST-Microelectronics Central R&D - France. Context. EMC ing Issues 3. Under Test 6. Comparison between methods 7. Extension to large BGAs 8. Conclusion EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr - EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr - Context. Context Technology 0.8µm 0.µm 90nm 65nm 45nm EMC is the 3rd cause of IC redesign s and simulation tools are required to predict IC emission and susceptibility issues at early stages of design Complexity 50M 00M 50M 500M G Architectural Design IC DESIGN FLOW Tools Design Guidelines Training Packaging IC example IOs 000 µc µc 6b 6b µc µc 3b 3b µc+dsp µc+dsp µc+dsp µc+dsp Flash,Ram Flash,Ram Multicore, Multicore, DSP, DSP, FPGA, FPGA, RF RF Design Entry Design Architect EMC Simulations Compliance? NO GO Need for specific tools, design guidelines and training GO FABRICATION EMC compliant EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr The freeware platform IC-EMC. Context Dedicated to emission and susceptibility prediction based on existing standards IEC for emission IEC 6 3 for susceptibility. Context General flow to validate emission models for ICs Simulations Measurements Spectrum Analyser VNA Spice simulations data (manufacturer) Core Probe Analog Time Domain Simulation Test board Frequency s Time-domain measure Comparison Tuning Macro-model Generation EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr This work Fourier Transform Fourier Transform Compare dbµv vs. frequency EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr - 6
2 IC. EMC ing Issues The IC model usually includes two parts Core The die(s) ICEM - IEC 6433 Passive Distribution Network (PDN) Internal Activity (IA) IO switching characteristics R,L,C package, length Frequency 3 MHz Band Wave length λ/4 HF 00m 5m. EMC ing Issues Band of interest 30 MHz VHF 0m.5m 300 MHz UHF m 0.5m 3 GHz SHF 0.m 5mm 30 GHz xhf 0mm.5mm Padframe, vias, 3D structure On-package discrete components EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr under test 3. under test CMOS technology Content I/O power supply Core power supply Packaging 90 nm Bidirectional I/O structures.5 V. V LBGA mm I/O Supply Vdde/Gnde Goal: accurate prediction of emission and immunity Validate of package information High precision extraction of R,L,C package elements Core Supply Vdd/Gnd I/O Supply Vdde/Gnde Core Supply Vdd/Gnd EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr VNA Measurement Set-Up VNA Measurement Results VNA 00 KHz 3 GHz Power supply Non Linear Effects µh nf Optional bias tee S Measurement Calibration plane Miniature test probe under test Z Extraction Without power supply With power supply EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr - EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr -
3 PDN Extraction from VNA Measurement TDR Measurement Results Inductance Effect CVddeGnde Cx On-chip capacitor Lpck Comparison Comparison with with simulation simulation On-Chip Capacitance Effect EMC Europe SEPT 8-, EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr PDN Extraction from TDR Measurement On On chip chip capacitor capacitor extracted extracted from from S-parameter S-parameter gives an indication of the BGA pin assignment On-chip capacitor Each pin is assigned a model (In, Out, In/Out, Power, Ground) No information on size, pitch, die size.. E 7 EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr hidden keywords in file width, height, pitch IC dimensions and positioning Cavity size Type of bonding Physical reconstruction of leads thanks to 3D reconstruction Good points Immediate reconstruction Accurate evaluation of bonding Bad points Supply layers ignored Complex bonding (double, triple) ignored EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr Connector divided into 6 parts Simple model assigned to each part Skin effect activated for resistance Possibility of extracting Cx, Lx Sum of all L and all C also available (6) Cavity to IC (5) Cavity to border (4) Via to cavity () Ball (3) Via width () Ball to via cavity Silicon die EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr
4 Advanced Method PEEC Method adapted to extraction of R, L, C model SPICE compatible Total inductance Complexity of internal routings requires a precise reconstruction of package geometry lead Silicon die Bonding wire Total capacitance Ball EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr Advanced Method geometrical model 3D construction of the package PEEC / Coupling extraction Geometrical Information µ o l l L = cond dv cond dv 4πA A r r P Evaluate partial inductance and capacitance matrices 4 S S r r = [ ] [ ] da da C = P πε cond cond IC-EMC Simulation Results I/O Power Supply [ L ( nh )] = [ C ( pf )] = Core Power Suppy [ L ( nh )] = Lpck =.9 nh Cpck = 0.8 pf Lpck =.9 nh RLC extraction Self Inductance vs. Pin Number [ C ( pf) ] = Cpck = 0.6 pf EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr - EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr Comparison between methods 7. Extension to Large BGAs VNA TDR Fast evaluation L package -. nh. nh nh C package pf pf pf EM simulation nh 4 nh pf pf Good Good agreement agreement between between extracted extracted C, C, L and and simulations simulations MPC pins Freescale 3-bit microcontroller Estimation Estimation of of total total VDD VDD and and VSS VSS R,L,C R,L,C for for emission/immunity emission/immunity prediction prediction 3D 3D description description of of some some critical critical nets nets (clock, (clock, IO) IO) Virtex II 000 pins FPGA Estimation Estimation of of IO IO bank bank VDD VDD and and VSS VSS R,L,C R,L,C for for switching switching noise noise prediction prediction EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr
5 Conclusion s and simulation tools are required to predict IC emission and susceptibility at early design phases Key role of package model in IC emission and susceptibility A comparison between several methods and simulations has been presented Results correlate with information from the IC manufacturer The methods can be applied to large BGAs for emission/immunity and signal integrity prediction Thank you for attending post-banquet early session The IC-EMC Tool is available online at EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr EMC Europe SEPT 8-, 008 alexandre.boyer@insa-toulouse.fr
MPC 5534 Case study. E. Sicard (1), B. Vrignon (2) Toulouse France. Contact : web site :
MPC 5534 Case study E. Sicard (1), B. Vrignon (2) (1) INSA-GEI, 135 Av de Rangueil 31077 Toulouse France (2) Freescale Semiconductors, Toulouse, France Contact : etienne.sicard@insa-toulouse.fr web site
More informationUsing ICEM Model Expert to Predict TC1796 Conducted Emission
Using ICEM Model Expert to Predict TC1796 Conducted Emission E. Sicard (1), L. Bouhouch (2) (1) INSA-GEI, 135 Av de Rangueil 31077 Toulouse France (2) ESTA Agadir, Morroco Contact : etienne.sicard@insa-toulouse.fr
More informationImpact of NFSI on the clock circuit of a Gigabit Ethernet switch
Impact of NFSI on the clock circuit of a Gigabit Ethernet switch Massiva Zouaoui, Etienne Sicard, Henri Braquet, Ghislain Rudelou, Emmanuel Marsy and Gilles Jacquemod CONTENTS 1. Context 2. Objectives
More informationELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS MEASUREMENT, MODELLING AND DESIGN TECHNIQUES I. EMC ISSUES
TOULOUSE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS MEASUREMENT, MODELLING AND DESIGN TECHNIQUES Etienne SICARD Professor INSA/DGEI University of Toulouse 31077 Toulouse - France Etienne.sicard@insa-toulouse.fr
More informationModeling the Radiated Emission of Micro-controllers
Modeling the Radiated Emission of Micro-controllers Etienne Sicard etienne.sicard@insa-tlse.fr http://intrage.insa-tlse.fr/~etienne Christian MAROT André PEYRE LAVIGNE Claude HUET Etienne SICARD AUTOMOTIVE
More informationAn alternative approach to model the Internal Activity of integrated circuits.
An alternative approach to model the Internal Activity of integrated circuits. N. Berbel, R. Fernández-García, I. Gil Departament d Enginyeria Electrònica UPC Barcelona Tech Terrassa, SPAIN nestor.berbel-artal@upc.edu
More informationEMI Reduction on an Automotive Microcontroller
EMI Reduction on an Automotive Microcontroller Design Automation Conference, July 26 th -31 st, 2009 Patrice JOUBERT DORIOL 1, Yamarita VILLAVICENCIO 2, Cristiano FORZAN 1, Mario ROTIGNI 1, Giovanni GRAZIOSI
More informationEffect of Aging on Power Integrity of Digital Integrated Circuits
Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh
More informationRadiated Emission of a 3G Power Amplifier
Radiated Emission of a 3G Power Amplifier C. Dupoux (1), S. A. Boulingui (2), E. Sicard (3) (1) Freescale Semiconductors, Toulouse, France (2) IUT GEII, Tarbes, France (3) INSA-GEI, 135 Av de Rangueil
More informationDevelopment and Validation of a Microcontroller Model for EMC
Development and Validation of a Microcontroller Model for EMC Shaohua Li (1), Hemant Bishnoi (1), Jason Whiles (2), Pius Ng (3), Haixiao Weng (2), David Pommerenke (1), and Daryl Beetner (1) (1) EMC lab,
More informationAdvances on the ICEM model for Emission of Integrated Circuits
Advances on the ICEM model for Emission of Integrated Circuits Sébastien Calvet sebastien.calvet@motorola.com sebastien.calvet@insa-tlse.fr http://intrage.insa-tlse.fr/~etienne Christian MAROT André PEYRE
More informationElectromagnetic Compatibility of Integrated Circuits (EMC of ICs)
Electromagnetic Compatibility of Integrated Circuits (EMC of ICs) Alexandre Boyer Alexandre.boyer@insa-toulouse.fr INSA de Toulouse, France April 27 th, 2009 1 OUTLINE AGENDA 9h - 12h: EMC of ICs part
More informationComparison of IC Conducted Emission Measurement Methods
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 3, JUNE 2003 839 Comparison of IC Conducted Emission Measurement Methods Franco Fiori, Member, IEEE, and Francesco Musolino, Member, IEEE
More informationUse of on-chip sampling sensor to evaluate conducted RF disturbances propagated inside an integrated circuit
Use of on-chip sampling sensor to ealuate conducted RF disturbances propagated inside an integrated circuit M. Deobarro 1, 2 (PhD-2) B. Vrignon 1, S. Ben Dhia 2, A. Boyer 2 1 Freescale Semiconductor 2
More informationEMI Modeling of a 32-bit Microcontroller in Wait Mode
EMI Modeling of a 32-bit Microcontroller in Wait Mode Jean-Pierre Leca 1,2, Nicolas Froidevaux 1, Henri Braquet 2, Gilles Jacquemod 2 1 STMicroelectronics, 2 LEAT, UMR CNRS-UNS 6071 BMAS 2010 San Jose,
More informationDevelopment and Validation of IC Models for EMC
Development and Validation of D. Beetner Missouri University University of Missouri of Science - Rolland Technology UMR EMC Laboratory 1 Who is the UMR/MS&T EMC Laboratory? People 5 professors 3 graduate
More informationPower- Supply Network Modeling
Power- Supply Network Modeling Jean-Luc Levant, Mohamed Ramdani, Richard Perdriau To cite this version: Jean-Luc Levant, Mohamed Ramdani, Richard Perdriau. Power- Supply Network Modeling. INSA Toulouse,
More informationEvaluation of Package Properties for RF BJTs
Application Note Evaluation of Package Properties for RF BJTs Overview EDA simulation software streamlines the development of digital and analog circuits from definition of concept and estimation of required
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationFirst Practical Experiences with ICEM (IC Emission) Models in ECAD Analysis Tools
First Practical Experiences with ICEM (IC Emission) Models in ECAD Analysis Tools Hirohiko Matsuzawa Zuken Inc Yokohama/Japan Ralf Brüning, Michael Schäder Zuken EMC Technology Center Paderborn/Germany
More informationFrom IC characterization to system simulation by systematic modeling bottom up approach
From IC characterization to system simulation by systematic modeling bottom up approach Frédéric Lafon, François de Daran VALEO VIC, Rue Fernand Pouillon, 944 Creteil Cedex, France, frederic.lafon@valeo.com
More informationFig. 1.Initial direct connection between VNA and detector coil.
Date: 6-20-2015 Tests were conducted to evaluate the potential for use of some types of solid-state semiconductor switches in switching of biosensor detector coil signals. Four (4) different solid-state
More informationCourse Introduction. Content 16 pages. Learning Time 30 minutes
Course Introduction Purpose This course discusses techniques for analyzing and eliminating noise in microcontroller (MCU) and microprocessor (MPU) based embedded systems. Objectives Learn what EMI is and
More informationT est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS
G iga T est L abs POST OFFICE BOX 1927 CUPERTINO, CA 95015 TEL E P H ONE (408) 524-2700 FAX (408) 524-2777 ARIES ELECTRONICS BGA SOCKET (0.80MM TEST CENTER PROBE CONTACT) Final Report Electrical Characterization
More informationNovel Modeling Strategy for a BCI set-up applied in an Automotive Application
Novel Modeling Strategy for a BCI set-up applied in an Automotive Application An industrial way to use EM simulation tools to help Hardware and ASIC designers to improve their designs for immunity tests.
More informationEVALUATION OF THE NEAR-FIELD INJECTION METHOD AT INTEGRATED CIRCUIT LEVEL
1 EVALUATION OF THE NEAR-FIELD INJECTION METHOD AT INTEGRATED CIRCUIT LEVEL A. Boyer 1,2, B. Vrignon 3, J. Shepherd 3, M. Cavarroc 1,2 1 CNRS, LAAS, 7 avenue du colonel Roche, F-31400 Toulouse, France
More informationModelling electromagnetic field coupling from an ESD gun to an IC
Modelling electromagnetic field coupling from an ESD gun to an IC Ji Zhang #1, Daryl G Beetner #2, Richard Moseley *3, Scott Herrin *4 and David Pommerenke #5 # EMC Laboratory, Missouri University of Science
More informationSusceptibility Analysis of an Operational Amplifier Using On-Chip Measurement
Susceptibility Analysis of an Operational Amplifier Using On-Chip Measurement He Huang, Alexandre Boyer, Sonia Ben Dhia, Bertrand Vrignon To cite this version: He Huang, Alexandre Boyer, Sonia Ben Dhia,
More informationDesign, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems
Design, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems Prathap Muthana, Madhavan Swaminathan, Rao Tummala, P.Markondeya Raj, Ege Engin,Lixi
More informationEMI. Chris Herrick. Applications Engineer
Fundamentals of EMI Chris Herrick Ansoft Applications Engineer Three Basic Elements of EMC Conduction Coupling process EMI source Emission Space & Field Conductive Capacitive Inductive Radiative Low, Middle
More informationIC-Emc User's Manual
IC-Emc User's Manual Etienne SICARD www.ic-emc.org March 2005 2005-03-21 p 1/65 Copyright ISBN 2-87649-048-X Published by INSA TOULOUSE, France, 2005 INSA 135 Av de Rangueil 31077 Toulouse FRANCE Contact:
More informationTodd H. Hubing Michelin Professor of Vehicular Electronics Clemson University
Essential New Tools for EMC Diagnostics and Testing Todd H. Hubing Michelin Professor of Vehicular Electronics Clemson University Where is Clemson University? Clemson, South Carolina, USA Santa Clara Valley
More informationFrequency-Domain Characterization of Power Distribution Networks
Frequency-Domain Characterization of Power Distribution Networks Istvan Novak Jason R. Miller ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xi xv CHAPTER 1 Introduction 1 1.1 Evolution
More informationA DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS
A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS Marc van Heijningen, John Compiet, Piet Wambacq, Stéphane Donnay and Ivo Bolsens IMEC
More informationDesign Considerations for Highly Integrated 3D SiP for Mobile Applications
Design Considerations for Highly Integrated 3D SiP for Mobile Applications FDIP, CA October 26, 2008 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr Contents I. Market and future direction
More informationThe Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest
The Inductance Loop Power Distribution in the Semiconductor Test Interface Jason Mroczkowski Multitest j.mroczkowski@multitest.com Silicon Valley Test Conference 2010 1 Agenda Introduction to Power Delivery
More informationAn analog to digital converter ICIM-CI model based on design
An analog to digital converter ICIM-CI model based on design Jean-Baptiste Gros 1, Geneviève Duchamp 1, Alain Meresse, Jean-Luc Levant 2, Christian Marot 3 1 Université Bordeaux1, Laboratoire IMS 2 ATMEL,
More informationPower Distribution Network Design for Stratix IV GX and Arria II GX FPGAs
Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs Transceiver Portfolio Workshops 2009 Question What is Your PDN Design Methodology? Easy Complex Historical Full SPICE simulation
More informationEMC review for Belle II (Grounding & shielding plans) PXD DEPFET system
EMC review for Belle II (Grounding & shielding plans) PXD DEPFET system Outline 1. Introduction 2. Grounding strategy Implementation aspects 3. Noise emission issues Test plans 4. Noise immunity issues
More informationAdvanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?
NEEDS 2006 workshop Advanced Topics in EMC Design Tim Williams Elmac Services C o n s u l t a n c y a n d t r a i n i n g i n e l e c t r o m a g n e t i c c o m p a t i b i l i t y e-mail timw@elmac.co.uk
More informationOverview and Challenges
RF/RF-SoC Overview and Challenges Fang Chen May 14, 2004 1 Content What is RF Research Topics in RF RF IC Design/Verification RF IC System Design Circuit Implementation What is RF-SoC Design Methodology
More informationCHAPTER 2 EQUIVALENT CIRCUIT MODELING OF CONDUCTED EMI BASED ON NOISE SOURCES AND IMPEDANCES
29 CHAPTER 2 EQUIVALENT CIRCUIT MODELING OF CONDUCTED EMI BASED ON NOISE SOURCES AND IMPEDANCES A simple equivalent circuit modeling approach to describe Conducted EMI coupling system for the SPC is described
More informationCharacterization of Integrated Circuits Electromagnetic Emission with IEC
Characterization of Integrated Circuits Electromagnetic Emission with IEC 61967-4 Bernd Deutschmann austriamicrosystems AG A-8141 Unterpremstätten, Austria bernd.deutschmann@ieee.org Gunter Winkler University
More informationP603-1 / P750 set. RF conducted measurement IEC
User manual Probe set set RF conducted measurement IEC 61967-4 Copyright July 2016 LANGER GmbH 2016.07.28 User manual P603-1+P750 GM CS Kö.doc Table of contents: Page 1 General description 3 2 P603-1 probe
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationCompensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado September 15, 2005
Compensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado 1 Problem Statement Package Interconnect Limits VLSI System Performance The three main components
More informationDesign for Guaranteed EMC Compliance
Clemson Vehicular Electronics Laboratory Reliable Automotive Electronics Automotive EMC Workshop April 29, 2013 Design for Guaranteed EMC Compliance Todd Hubing Clemson University EMC Requirements and
More informationOpen Archive Toulouse Archive Ouverte (OATAO)
Open Archive Toulouse Archive Ouverte (OATAO) OATAO is an open access repository that collects the work of Toulouse researchers and makes it freely available over the web where possible. This is an author-deposited
More informationMeasurement Results for a High Throughput MCM
Measurement Results for a High Throughput MCM Funding: Paul Franzon Toby Schaffer, Alan Glaser, Steve Lipa North Carolina State University paulf@ncsu.edu www.ece.ncsu.edu/erl Outline > Heterogeneous System
More informationApplication of Generalized Scattering Matrix for Prediction of Power Supply Noise
Application of Generalized Scattering Matrix for Prediction of Power Supply Noise System Level Interconnect Prediction 2010 June 13, 2010 K. Yamanaga (1),K. Masu (2), and T. Sato (3) (1) Murata Manufacturing
More informationApplication Note 1330
HMPP-3865 MiniPAK PIN Diode High Isolation SPDT Switch Design for 1.9 GHz and 2.45 GHz Applications Application Note 133 Introduction The Avago Technologies HMPP-3865 parallel diode pair combines low inductance,
More informationA Simplified QFN Package Characterization Technique
Slide -1 A Simplified QFN Package Characterization Technique Dr. Eric Bogatin and Trevor Mitchell Bogatin Enterprises Dick Otte, President, Promex 8/1/10 Slide -2 Goal of this Project Develop a simple
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationEMI Modeling of a 32-bit Microcontroller in Wait Mode
EMI Modeling of a 32-bit Microcontroller in Wait Mode Jean-Pierre Leca 1, 2 Nicolas Froidevaux 1 Henri Braquet 2 Gilles Jacquemod 2 1 STMicroelectronics ZI de Rousset, France Contact: jean-pierre.leca@st.com
More informationSource: Nanju Na Jean Audet David R Stauffer IBM Systems and Technology Group
Title: Package Model Proposal Source: Nanju Na (nananju@us.ibm.com) Jean Audet (jaudet@ca.ibm.com), David R Stauffer (dstauffe@us.ibm.com) Date: Dec 27 IBM Systems and Technology Group Abstract: New package
More informationPractical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems
Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems Presented by Chad Smutzer Mayo Clinic Special Purpose Processor Development
More informationFlexRay Communications System. Physical Layer Common mode Choke EMC Evaluation Specification. Version 2.1
FlexRay Communications System Physical Layer Common mode Choke EMC Evaluation Specification Version 2.1 Disclaimer DISCLAIMER This specification as released by the FlexRay Consortium is intended for the
More informationtechniques, and gold metalization in the fabrication of this device.
Up to 6 GHz Medium Power Silicon Bipolar Transistor Chip Technical Data AT-42 Features High Output Power: 21. dbm Typical P 1 db at 2. GHz 2.5 dbm Typical P 1 db at 4. GHz High Gain at 1 db Compression:
More informationDesign of EMI Filters for DC-DC converter
Design of EMI Filters for DC-DC converter J. L. Kotny*, T. Duquesne**, N. Idir** Univ. Lille Nord de France, F-59000 Lille, France * USTL, F-59650 Villeneuve d Ascq, France ** USTL, L2EP, F-59650 Villeneuve
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationOptimization of Wafer Level Test Hardware using Signal Integrity Simulation
June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation
More informationAltiumLive 2017: Component selection for EMC
AltiumLive 2017: Component selection for EMC Martin O Hara Victory Lighting Ltd Munich, 24-25 October 2017 Component Selection Passives resistors, capacitors and inductors Discrete diodes, bipolar transistors,
More informationChallenges to Improving the Accuracy of High Frequency (120MHz) Test Systems
Challenges to Improving the Accuracy of High Frequency (120MHz) Test Systems Applied Power Electronics Conference March 25 th, 2017 Tampa, USA Zoran Pavlovic, Santosh Kulkarni, Satya Kubendran, Cristina
More informationA 0 Ohm substitution current probe is used to measure the emission in the power supply of an integrated circuit
, pp.43-47 http://dx.doi.org/10.14257/astl.2013.28.08 A 0 Ohm substitution current probe is used to measure the emission in the power supply of an integrated circuit Fayu Wan *1, Qi Liu 2, Jian Shen 2,
More informationFigure 1. Inductance
Tools for On-Chip Interconnect Inductance Extraction Jerry Tallinger OEA International Inc. 155 East Main Ave., Ste. 110 Morgan Hill, CA 95037 jerry@oea.com Haris Basit OEA International Inc. 155 East
More informationElectromagnetic Susceptibility Analysis of I/O Buffers Using the Bulk Current Injection Method
http://dx.doi.org/10.5573/jsts.2013.13.2.114 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.2, APRIL, 2013 Electromagnetic Susceptibility Analysis of I/O Buffers Using the Bulk Current Injection
More informationTop Ten EMC Problems
Top Ten EMC Problems presented by: Kenneth Wyatt Sr. EMC Consultant EMC & RF Design, Troubleshooting, Consulting & Training 10 Northern Boulevard, Suite 1 Amherst, New Hampshire 03031 +1 603 578 1842 www.silent-solutions.com
More informationA passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)
Title Author(s) Editor(s) A passive circuit based RF optimization methodology for wireless sensor network nodes Zheng, Liqiang; Mathewson, Alan; O'Flynn, Brendan; Hayes, Michael; Ó Mathúna, S. Cian Wu,
More informationInterconnect-Power Dissipation in a Microprocessor
4/2/2004 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation Technion - Israel Institute of Technology 4/2/2004 2 Interconnect-Power Definition
More informationIntroduction to Electromagnetic Compatibility
Introduction to Electromagnetic Compatibility Second Edition CLAYTON R. PAUL Department of Electrical and Computer Engineering, School of Engineering, Mercer University, Macon, Georgia and Emeritus Professor
More informationThank you for downloading one of our ANSYS whitepapers we hope you enjoy it.
Thank you! Thank you for downloading one of our ANSYS whitepapers we hope you enjoy it. Have questions? Need more information? Please don t hesitate to contact us! We have plenty more where this came from.
More informationAN-1011 APPLICATION NOTE
AN-111 APPLICATION NOTE One Technology Way P.O. Box 916 Norwood, MA 262-916, U.S.A. Tel: 781.329.47 Fax: 781.461.3113 www.analog.com EMC Protection of the AD715 by Holger Grothe and Mary McCarthy INTRODUCTION
More informationMICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation
West Coast Luncheon January 15, 2014. PROMEX PROMEX INDUSTRIES INC. MICROELECTRONICS ASSSEMBLY TECHNOLOGIES The QFN Platform as a Chip Packaging Foundation 3075 Oakmead Village Drive Santa Clara CA Ɩ 95051
More informationWireless Power Transfer. CST COMPUTER SIMULATION TECHNOLOGY
Wireless Power Transfer Some History 1899 - Tesla 1963 - Schuder 1964 - Brown from Garnica et al. (2013) from Schuder et al. (1963) from Brown (1964) Commercialization 1990s onward: mobile device charging
More information3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications
3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications Darryl Kostka, CST of America Taigon Song and Sung Kyu Lim, Georgia Institute of Technology Outline Introduction TSV Array
More informationElectrical Test Vehicle for High Density Fan-Out WLP for Mobile Application. Institute of Microelectronics 22 April 2014
Electrical Test Vehicle for High Density Fan-Out WLP for Mobile Application Institute of Microelectronics 22 April 2014 Challenges for HD Fan-Out Electrical Design 15-20 mm 7 mm 6 mm SI/PI with multilayer
More informationVerifying Simulation Results with Measurements. Scott Piper General Motors
Verifying Simulation Results with Measurements Scott Piper General Motors EM Simulation Software Can be easy to justify the purchase of software packages even costing tens of thousands of dollars Upper
More informationDesignCon Effect of Power Plane Inductance on Power Delivery Networks. Shirin Farrahi, Cadence Design Systems
DesignCon 2019 Effect of Power Plane Inductance on Power Delivery Networks Shirin Farrahi, Cadence Design Systems shirinf@cadence.com, 978-262-6008 Ethan Koether, Oracle Corp ethan.koether@oracle.com Mehdi
More information87415A microwave system amplifier A microwave. system amplifier A microwave system amplifier A microwave.
20 Amplifiers 83020A microwave 875A microwave 8308A microwave 8307A microwave 83006A microwave 8705C preamplifier 8705B preamplifier 83050/5A microwave The Agilent 83006/07/08/020/050/05A test s offer
More informationDecoupling capacitor uses and selection
Decoupling capacitor uses and selection Proper Decoupling Poor Decoupling Introduction Covered in this topic: 3 different uses of decoupling capacitors Why we need decoupling capacitors Power supply rail
More informationSignal Integrity Modeling and Simulation for IC/Package Co-Design
Signal Integrity Modeling and Simulation for IC/Package Co-Design Ching-Chao Huang Optimal Corp. October 24, 2004 Why IC and package co-design? The same IC in different packages may not work Package is
More informationGuidelines to Keep ADC Resolution within Specification
Guidelines to Keep ADC Resolution within Specification 1. Introduction This application note describes how to optimize the ADC hardware environment in order not to alter the intrinsic ADC resolution and
More informationUncertainties of immunity measurements
Uncertainties of immunity measurements DTI-NMSPU project R2.2b1 Annex A Description of the circuit model (conducted immunity) Annex A Description of the circuit model (conducted immunity) Annex A Description
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationMSPP Page 1. MSPP Competencies in SiP Integration for Wireless Applications
MSPP Page 1 MSPP Competencies in SiP Integration for Wireless Applications MSPP Page 2 Outline Design, simulation and measurements tools MSPP competencies in electrical design and modeling Embedded passive
More informationOn-chip Inductors and Transformer
On-chip Inductors and Transformer Applied Electronics Conference SP1.4 Supply on a Chip - PwrSoC Palm Springs, California 25 Feb 2010 James J. Wang Founder LLC 3131 E. Muirwood Drive Phoenix, Arizona 85048
More informationModeling and Simulation of Powertrains for Electric and Hybrid Vehicles
Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles Dr. Marco KLINGLER PSA Peugeot Citroën Vélizy-Villacoublay, FRANCE marco.klingler@mpsa.com FR-AM-5 Background The automotive context
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationLow Noise Amplifier Design
THE UNIVERSITY OF TEXAS AT DALLAS DEPARTMENT OF ELECTRICAL ENGINEERING EERF 6330 RF Integrated Circuit Design (Spring 2016) Final Project Report on Low Noise Amplifier Design Submitted To: Dr. Kenneth
More informationROBUSPIC Workshop. ESSDERC 06 Montreux, Switzerland Friday 22 nd of September. ESSDERC 06, Montreux ROBUSPIC Workshop A.
ROBUSPIC Workshop ESSDERC 06 Montreux, Switzerland Friday 22 nd of September ESSDERC 06, Montreux ROBUSPIC Workshop A. Baric Slide 1 Vladimir Ceperic, Adrijan Baric - University of Zagreb, Croatia Renaud
More informationPrediction of Aging Impact on Electromagnetic Susceptibility of an Operational Amplifier
Prediction of Aging Impact on Electromagnetic Susceptibility of an Operational Amplifier He Huang, Alexandre Boyer, Sonia Ben Dhia, Bertrand Vrignon To cite this version: He Huang, Alexandre Boyer, Sonia
More informationAnalogue circuit design for RF immunity
Analogue circuit design for RF immunity By EurIng Keith Armstrong, C.Eng, FIET, SMIEEE, www.cherryclough.com First published in The EMC Journal, Issue 84, September 2009, pp 28-32, www.theemcjournal.com
More informationSHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING
SHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING M Bartek 1, S M Sinaga 1, G Zilber 2, D Teomin 2, A Polyakov 1, J N Burghartz 1 1 Delft University of Technology, Lab of
More informationGetting faster bandwidth
Getting faster bandwidth HervéGrabas Getting faster bandwidth - Hervé Grabas 1 Present bandwith status Limiting factors: Cables Board Bonding wires Input line Sampling capacitance and switch Getting faster
More informationEE141- Spring 2004 Digital Integrated Circuits
EE141- Spring 2004 Digital Integrated Circuits Lecture 27 Power distribution Resistive interconnect 1 Administrative Stuff Make-up lecture on Monday 4-5:30pm Special office hours of Prof. Rabaey today
More informationELC 4383 RF/Microwave Circuits I Laboratory 4: Quarter-Wave Impedance Matching Network
1 ELC 4383 RF/Microwave Circuits I Laboratory 4: Quarter-Wave Impedance Matching Network Note: This lab procedure has been adapted from a procedure written by Dr. Larry Dunleavy and Dr. Tom Weller at the
More informationNoise Figure Degradation Analysis of Power/Ground Noise on 900MHz LNA for UHF RFID
Noise Figure Degradation Analysis of Power/Ground Noise on 900MHz LNA for UHF RFID Kyoungchoul Koo, Hyunjeong Park, Yujeong Shim and Joungho Kim Terahertz Interconnection and Package Laboratory, Dept.
More informationUnderstanding and Optimizing Electromagnetic Compatibility in Switchmode Power Supplies
Understanding and Optimizing Electromagnetic Compatibility in Switchmode Power Supplies 1 Definitions EMI = Electro Magnetic Interference EMC = Electro Magnetic Compatibility (No EMI) Three Components
More informationTechnology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.
FPGAs 1 CMPE 415 Technology Timeline 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs FPGAs The Design Warrior s Guide
More informationWireless Power Transfer
Wireless Power Transfer Dr. Tobias Glahn (CST AG) Nearfield Coupling: Inductive Coils Goals: maximum power transfer high energy efficiency range & freedom of movement Topics: Equivalent circuits Matching
More information