A New Class of Asynchronous Analog-to-Digital Converters Based on Time Quantization
|
|
- Ira Benson
- 6 years ago
- Views:
Transcription
1 A New Class of Asynchronous Analog-to-Digital Converters Based on Time Quantization Emmanuel Allier Gilles Sicard Laurent Fesquet Marc Renaudin The 9 th IEEE ASYNC Symposium, Vancouver, BC, Canada May 2003 TIMA (CNRS INPG UJF) FRANCE Concurrent Integrated Systems Scope of this work Context : Integrated Smart Devices & Communicating Objects Power consumption reduction by more than one order of magnitude Solution : Re-think the whole processing chain The system is only driven by the information of the signal Asynchronous design (without any global clock) Irregular sampling Analog Digital V in ADC V out T Nyq Digital Signal processing clk Analog Digital V in Focus A/D converter : the AADC AADC V out Irregular sampling Asynchronous digital signal processing 2
2 Previous works Asynchronous ADCs : Kinniment et al. [Kin98]: asynchronous Successive Approximation ADC Kinniment et al. [Kin99]: micropipelined Flash ADC Conti et al. [Con99]: asynchronous pipelined ADC Reduction of power consumption, metastabilty problems, noise Irregular sampled ADC : Sayiner et al. [Say96]: synchronous ADC with irregular sampling Reduction of activity 3 Outline Irregular sampling vs. regular sampling AADC architecture General design methodology Case study: AADC for speech application Results and discussion Conclusion and prospects 4
3 Outline Irregular sampling vs. regular sampling AADC architecture General design methodology Case study: AADC for speech application Results and discussion Conclusion and prospects 5 Asynchronous sampling (1) Regular Sampling Irregular sampling [Mar81] b i-1 Amplitude V in Dual Amplitude b i V in T sample Time Respect the Shannon theorem In an ADC: Amplitude quantization Useless samples t Time i "level-crossing sampling" In an ADC : Time quantization No useless sample 6
4 Asynchronous sampling (2) Summary Sample capture Amplitude Time SNR Converter output Regular sampling Clock Quantized Exact Number of bits V out Irregular sampling Level crossing Exact Quantized Timer resolution V out and t 7 Asynchronous sampling (3) SNR Nyquist ADC : Pure sine wave : SNR db = 6, 02.ENOB + 1, 76 AADC : 3. P( V ) in SNR db= 10.log + 20.log 1 in TC P dv dt Only depends on V in and T C (Timer period) Examples Pure sine wave : Speech signal : SNR = 11, log ( f. ) ( ) db TC SNR = 66, log db TC ENOB 8-bit 10-bit 12-bit 14-bit T C kHz 3.01-MHz MHz MHz 8
5 Outline Irregular sampling vs. regular sampling AADC architecture General design methodology Case study: AADC for speech application Results and discussion Conclusion and prospects 9 AADC (1) Architecture Irregular sampling + Asynchronous design = AADC DAC Req. Acq. Req. Acq. V ref V in + Difference quantificator - +LSB -LSB Req. Acq. Up/down Counter V out If (V in -V ref )>½ q, then :+LSB=1 If (V in -V ref )<-½ q, then : -LSB=1 Else : +LSB=-LSB=0 Timer t 10
6 AADC (2) Parameters Quantization : Hardware resolution M Input signal dynamic Quantum : q V 2 1 = M in Timing consideration : Finite loop delay δ : V in mustn t cross any quantization level until a conversion is completed dv q Tracking condition : in dt δ 11 AADC (3) Implementation Micropipeline Architecture Control part (4-phase) Data path part : digital and analog blocks Enable Resetb Resetb Setb C C C V in + +LSB Analog latch delay2 V ref - -LSB En2 En3 C inc inc Resetb dec Q2 counter Q3 dec delay3 Reset V out DAC Resetb Resetb 12
7 Outline Irregular sampling vs. regular sampling AADC architecture General design methodology Case study: AADC for speech application Results and discussion Conclusion and prospects 13 Design methodology Purpose : Minimize activity Power consumption Electromagnetic emissions Minimize complexity Die area Input parameters : Type of signals to process Power Spectral Density PSD Bandwidth f max Input dynamic V in Density probability p(x) Targeted application Effective Number of Bits ENOB Output parameters : Maximum loop delay δ max Hardware resolution M Timer period T C Current quantum q I (current mode design) or Unit capacitor C unit (voltage mode design) 14
8 Computing M Regular sampling : Shannon theorem: f sample 2.f max Reconstruction is possible Irregular sampling : [Beu66] Generalized Shannon theorem [f sample ] avg 2. f max Reconstruction is possible (theoretically) Input signal : Probability density p(x) Bandwidth f max [Bla73] Nb of quantization levels M 15 Computing δ and q I (or C unit ) Bernstein Theorem: A bandlimited f max and amplitude limited V signal V in has a limited slope : dv 2. π. V. dt in fmax Tracking condition : if V = V in : δ 1 2. π 1 M.( 2 ).f max Loop delay δ Analog Considerations Current quantum q I or Unit capacitor C unit 16
9 Computing T C Asynchronous ADC : SNR relation 3. P( V ) in SNR + db= 10.log 20.log 1 dvin TC P dt Only depends on the application Only depends on the class on the input signal T C is computable 17 General Flow Analog signal DSP, f max, V in, p(x) Accuracy of the quantization levels Targeted ENOB f max, V in DSP p(x) Bernstein theorem dvin 2. π.f dt max. V in Synchronous SNR SNR db = 6, 02.ENOB + 1, 76 Reconstruction condition Tracking condition dv q dt in δ Asynchronous SNR 3. P( V ) in SNR + db = 10.log 20.log 1 dv in TC P dt M δ max Analog considerations T C q I or C unit 18
10 Outline Irregular sampling vs. regular sampling AADC architecture General design methodology Case study: AADC for speech application Results and discussion Conclusion and prospects 19 Input parameters Speech signal : Bandwidth : f max =4kHz Power spectral density PSD σ-28.5db PSD (db) -10dB/oct 500Hz 4kHz f Input dynamic : V in = 5% to 95 % of V in Density probability of the amplitude : p(x) p(x) Targeted application : ENOB 12-bit.x () p x = 1 2.exp 2. σ x σx σx 2 σx 2 x 20
11 Design parameters computation Reconstruction condition : M = 4-bit Bernstein theorem & tracking condition : δ max = 2.65µs Analog considerations : (current mode design) q I = 3.2µA Asynchronous SNR : T -1 C ENOB 1.13-MHz 2.26-MHz 4.52-MHz 9.04-MHz MHz MHz 7-bit 8-bit 9-bit 10-bit 11-bit 12-bit 21 AADC Design : analog part Technology : CMOS 0.18µm from STMicroelectronics Analog Design : current mode Vdd Vdd Enable -di/2-i q /2 V in di-i off I in +di G m Transconductor I in +di -I in -di Vdd Vdd Vdd + I in -I r -I q /2 - -I in +I r -I q /2 + - s s +LSB -LSB Latch inc dec di/2-i q /2 Comparators I r I r I r V' num DAC 22
12 AADC Design : digital part Timer and synchronization interface resetb Ctrl_in_req Ctrl_out_ack C En4 Ctrl_in_acq delay4 Ctrl_out_req resetb resetb clk resetb To be inserted in the control part of the AADC Synchronization interface FF1 En clk FF2 clk clk En4_clk reset Reset_timer FSM Sample_timer clk resetb FF3 resetb + C out_ack conflict R Timer overflow dt En Register 1 clk dt_clk out_req V num Register 2 V num _clk resetb 23 Outline Irregular sampling vs. regular sampling AADC architecture General design methodology Case study: AADC for speech application Results and discussion Conclusion and prospects 24
13 Electrical simulations Hardware resolution Timer ENOB Power supply Input voltage dynamic Current quantum Loop delay Input signal bandwidth Timer consumption Total power consumption when the AADC is inactive Total power consumption when the AADC is active Analog area Digital area M=4-bit 18-bit, T -1 C up to 36-MHz up to 12-bit V dd =1,8V V=0,8V q I =3,2µA δ=93ns f max =114kHz (Bernstein + tracking) ENOB=10-bit P min =0,89mW, P max =1,60mW P avg =1,71mW (max. speed) S analog =220µm 68µm S digit =160µm 80µm 25 Figure of Merit (1) General Criterion : Figure of Merit : FoM ENOB [-] : Effective Number of bits f max [Hz] : Analog input signal bandwidth P avg [W] : Average power consumption S [m 2 ] : Core area ENOB 2.2. fmax = P. S avg 26
14 Figure of Merit (2) 1,00E+20 1,00E+19 1,00E+18 AADC ENOB=12-bit ENOB=11-bit ENOB=10-bit ENOB=9-bit ENOB=8-bit FoM 1,00E+17 1,00E+16 State-of-the-art Nyquist ADCs 1,00E+15 0,8 0,7 0,6 0,5 0,4 0,3 0,2 0,1 L min (um) FoM increased by one order of magnitude beyond ENOB=11-bits 27 Electromagnetic emissions V in : Full scale input sine wave, f=90khz (AADC worst case) 400µA ADC SA 6-bit 400µA AADC ENOB= 8-bit 100MHz 100MHz Reduction of the maximum current peak by 61,4% beyond 114kHz (pessimistic estimation : no S/H and lower resolution for the ADC) 28
15 Signal processing considerations (1) Purpose : a fully asynchronous SoC but Possible utilization of the AADC in a Nyquist signal processing environment : AADC output must be re sampled in a regular way A 2 nd order polynomial interpolation preserve the SNR [Say98] Analog Irregular sampling Nyquist sampling V in AADC M-bits (b i, t i ) 2 nd order polynomial interpolation V out f Nyq ENOB-bits 29 Signal processing considerations (2) Synchronous reference : over-sampled Successive Approximation ADC 1-bit of ENOB is obtained when f sample is multiplied by 4 Analog Over-sampling Nyquist sampling V in SA ADC M-bits V out 4.(ENOB-M)f Nyq Decimation filter V out f Nyq ENOB-bits 30
16 Signal processing considerations (3) Decimation and 2 nd order interpolation have the same complexity : Activity α AvgNbof Cycles ENOB ADC Nb Cycles/sec AADC Avg Nb Cycles/sec Gain 8-bits 512-k ~ 8,2-k 98,4 % 10-bits 768-k ~ 8,2-k 98,9 % 12-bits 1,029-M ~ 8,2-k 99,2 % Activity of the AADC reduced by 2 orders of magnitude 31 Outline Irregular sampling vs. regular sampling AADC architecture General design methodology Case study: AADC for speech application Results and discussion Conclusion and prospects 32
17 Conclusion A new class of ADC is described : irregularsampling asynchronous design A general design methodology is also given FoM increased by one order of magnitude compared to synchronous ADC Activity, power consumption, EMI, area reduced thanks to : No Sample-and-Hold 1 cycle to convert 1 sample No conversion of useless samples OnlyM-bit hardware resolution is required to achieve ENOB-bit 33 Prospects Architecture optimizations Another asynchronous implementation Multi-resolution implementation Voltage mode analog design Theory and design of signal processing circuits on the irregular sampled data stream Fabrication of the prototype 34
18 References [Say96] N. Sayiner, H.V. Sorensen, T.R. Viswanathan, A Level-Crossing Sampling Scheme for A/D Conversion, IEEE Transactions on Circuits and Systems II, Vol. 43, n 4, pp , April [Kin00] D. Kinniment, A. Yakovlev, B. Gao, Synchronous and Asynchronous A-D Conversion, IEEE Transactions on VLSI Systems, Vol. 8, n 2, pp , April [Kin99] D.J. Kinniment, A.V. Yakovlev, Low Power, Low Noise Micropipelined Flash A-D Converter, IEE Proceedings on Circuits Devices Systems, Vol. 146, n 5, pp , October [Con99] M. Conti, S. Orcioni, C. Turchetti, G. Biagetti, A Current Mode Multistable Memory Using Asynchronous Successive Approximation A/D Converter, IEEE International Conference on Electronics, Circuits and Systems, Cyprus, September [Mar81] J.W. Mark, T.D. Todd, A Nonuniform Sampling Approach to Data Compression, IEEE Transactions on Communications, Vol. COM-29, n 4, pp , January [Beu66] F.J. Beutler, Error-Free Recovery from Irregularly Spaced samples, SIAM Review, Vol. 8, No. 3, pp , July [Bla73] I.F. Blake, W.C. Lindsey, Level-Crossing problems for Random Processes, IEEE Transactions on Information Theory, Vol. IT-19, n 3, pp , May A New Class of Asynchronous Analog-to-Digital Converters Based on Time Quantization Emmanuel Allier Gilles Sicard Laurent Fesquet Marc Renaudin emmanuel.allier@imag.fr The 9 th IEEE ASYNC Symposium, Vancouver, BC, Canada May 2003 TIMA (CNRS INPG UJF) FRANCE Concurrent Integrated Systems
EE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More informationSignal Resampling Technique Combining Level Crossing and Auditory Features
Signal Resampling Technique Combining Level Crossing and Auditory Features Nagesha and G Hemantha Kumar Dept of Studies in Computer Science, University of Mysore, Mysore - 570 006, India shan bk@yahoo.com
More informationCompensation of Analog-to-Digital Converter Nonlinearities using Dither
Ŕ periodica polytechnica Electrical Engineering and Computer Science 57/ (201) 77 81 doi: 10.11/PPee.2145 http:// periodicapolytechnica.org/ ee Creative Commons Attribution Compensation of Analog-to-Digital
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationLecture 10, ANIK. Data converters 2
Lecture, ANIK Data converters 2 What did we do last time? Data converter fundamentals Quantization noise Signal-to-noise ratio ADC and DAC architectures Overview, since literature is more useful explaining
More informationAsynchronous analog-to-digital converter based on level-crossing sampling scheme
RESEARCH Open Access Asynchronous analog-to-digital converter based on level-crossing sampling scheme Mohammadmehdi Kafashan *, Sajjad Beygi and Farrokh Marvasti Abstract In this paper, a new iterative
More informationRéunion : Projet e-baccuss
Réunion : Projet e-baccuss An Asynchronous Reading Architecture For An Event-Driven Image Sensor Amani Darwish 1,2, Laurent Fesquet 1,2, Gilles Sicard 3 1 University Grenoble Alpes TIMA Grenoble, France
More information2.4 A/D Converter Survey Linearity
2.4 A/D Converter Survey 21 mum and minimum power spectral density (PSD) levels. In the case of a single-channel receiver, this implies the gain control range of the VGA, while in a multi-channel receiver
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationDesign of an Asynchronous 1 Bit Charge Sharing Digital to Analog Converter for a Level Crossing ADC
Design of an Asynchronous 1 Bit Charge Sharing Digital to Analog Converter for a Level Crossing ADC Anita Antony 1, Shobha Rekh Paulson 2, D. Jackuline Moni 3 1, 2, 3 School of Electrical Sciences, Karunya
More informationMeasuring and generating signals with ADC's and DAC's
Measuring and generating signals with ADC's and DAC's 1) Terms used Full Scale Range, Least Significant Bit (LSB), Resolution, Linearity, Accuracy, Gain Error, Offset, Monotonicity, Conversion time, Settling
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationArchitectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA
Architectures and circuits for timeinterleaved ADC s Sandeep Gupta Teranetics, Santa Clara, CA Outline Introduction to time-interleaved architectures. Conventional Sampling architectures and their application
More informationNonuniform multi level crossing for signal reconstruction
6 Nonuniform multi level crossing for signal reconstruction 6.1 Introduction In recent years, there has been considerable interest in level crossing algorithms for sampling continuous time signals. Driven
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationLinear Integrated Circuits
Linear Integrated Circuits Single Slope ADC Comparator checks input voltage with integrated reference voltage, V REF At the same time the number of clock cycles is being counted. When the integrator output
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationJosé Gerardo Vieira da Rocha Nuno Filipe da Silva Ramos. Small Size Σ Analog to Digital Converter for X-rays imaging Aplications
José Gerardo Vieira da Rocha Nuno Filipe da Silva Ramos Small Size Σ Analog to Digital Converter for X-rays imaging Aplications University of Minho Department of Industrial Electronics This report describes
More informationDigital PWM IC Control Technology and Issues
Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders Angel V. Peterchev Jinwen Xiao Jianhui Zhang Department of EECS University of California, Berkeley Digital Control Advantages implement
More informationA VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals
A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals Bongjin Kim, Somnath Kundu, Seokkyun Ko and Chris H. Kim University of Minnesota,
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationFUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1
FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1 Many of these slides were provided by Dr. Sebastian Hoyos January 2019 Texas A&M University 1 Spring, 2019 Outline Fundamentals of Analog-to-Digital
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationCyber-Physical Systems ADC / DAC
Cyber-Physical Systems ADC / DAC ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal
More informationDigital PWM IC Control Technology and Issues
Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders (sanders@eecs.berkeley.edu) Angel V. Peterchev Jinwen Xiao Jianhui Zhang EECS Department University of California, Berkeley Digital Control
More informationEECS 452 Midterm Exam Winter 2012
EECS 452 Midterm Exam Winter 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section II
More informationPseudo Asynchronous Level Crossing ADC for ECG Signal Acquisition
1 Pseudo Asynchronous Level Crossing ADC for ECG Signal Acquisition T. Marisa, T. Niederhauser, A. Haeberlin, R. A. Wildhaber, R. Vogel, J. Goette, and M. Jacomet Abstract A new pseudo asynchronous level
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationA 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC
A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC Zhijie Chen, Masaya Miyahara, Akira Matsuzawa Tokyo Institute of Technology Symposia on VLSI Technology and Circuits Outline Background
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationA 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction Andrea Panigada, Ian Galton University of California at San Diego, La Jolla, CA INTEGRATED SIGNAL PROCESSING
More informationA Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication
A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication Peggy B. McGee, Melinda Y. Agyekum, Moustafa M. Mohamed and Steven M. Nowick {pmcgee, melinda, mmohamed,
More informationHigh-resolution ADC operation up to 19.6 GHz clock frequency
INSTITUTE OF PHYSICS PUBLISHING Supercond. Sci. Technol. 14 (2001) 1065 1070 High-resolution ADC operation up to 19.6 GHz clock frequency SUPERCONDUCTOR SCIENCE AND TECHNOLOGY PII: S0953-2048(01)27387-4
More informationA single-slope 80MS/s ADC using two-step time-to-digital conversion
A single-slope 80MS/s ADC using two-step time-to-digital conversion The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationADC Resolution Enhancement Based on Shannon Interpolation
ADC Resolution Enhancement Based on Shannon Interpolation Y. Kebbati Orléans University LPC2E CNRS,Orléans,France. A.Ndaw Orléans University Orléans,France. Abstract This paper exposes a method that gives
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More informationEE247 Lecture 23. Advanced calibration techniques. Compensating inter-stage amplifier non-linearity Calibration via parallel & slow ADC
EE247 Lecture 23 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Advanced calibration techniques Compensating inter-stage amplifier non-linearity Calibration via parallel
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationBER-optimal ADC for Serial Links
BER-optimal ADC for Serial Links Speaker Name: Yingyan Lin Co-authors: Min-Sun Keel, Adam Faust, Aolin Xu, Naresh R. Shanbhag, Elyse Rosenbaum, and Andrew Singer Advisor s name: Naresh R. Shanbhag Affiliation:
More informationISSN:
1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,
More informationEliminate Pipeline Headaches with New 12-Bit 3Msps SAR ADC by Dave Thomas and William C. Rempfer
A new 12-bit 3Msps ADC brings new levels of performance and ease of use to high speed ADC applications. By raising the speed of the successive approximation (SAR) method to 3Msps, it eliminates the many
More informationA Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection
A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection Hamid Nejati and Mahmood Barangi 4/14/2010 Outline Introduction System level block diagram Compressive
More informationDSP Project. Reminder: Project proposal is due Friday, October 19, 2012 by 5pm in my office (Small 239).
DSP Project eminder: Project proposal is due Friday, October 19, 2012 by 5pm in my office (Small 239). Budget: $150 for project. Free parts: Surplus parts from previous year s project are available on
More informationJittered Random Sampling with a Successive Approximation ADC
14 IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP) ittered Random Sampling with a Successive Approximation ADC Chenchi (Eric) Luo, Lingchen Zhu exas Instruments, 15 I BLVD,
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationA 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers
A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers James Lin, Daehwa Paik, Seungjong Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada
More informationCHAPTER 4. PULSE MODULATION Part 2
CHAPTER 4 PULSE MODULATION Part 2 Pulse Modulation Analog pulse modulation: Sampling, i.e., information is transmitted only at discrete time instants. e.g. PAM, PPM and PDM Digital pulse modulation: Sampling
More informationA 65nm CMOS RF Front End dedicated to Software Radio in Mobile Terminals
A 65nm CMOS RF Front End dedicated to Software Radio in Mobile Terminals F. Rivet, Y. Deval, D. Dallet, JB Bégueret, D. Belot IMS Laboratory, Université de Bordeaux, Talence, France STMicroelectronics,
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS
ANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS Aleksandar Radić, S. M. Ahsanuzzaman, Amir Parayandeh, and Aleksandar Prodić
More informationA 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationPower and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors
Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors Martijn Snoeij 1,*, Albert Theuwissen 1,2, Johan Huijsing 1 and Kofi Makinwa 1 1 Delft University of Technology, The Netherlands
More informationAN2668 Application note
Application note Improving STM32F101xx and STM32F103xx ADC resolution by oversampling Introduction The STMicroelectronics Medium- and High-density STM32F101xx and STM32F103xx Cortex -M3 based microcontrollers
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationAsynchronous SAR ADC: Past, Present and Beyond. Mike Shuo-Wei Chen University of Southern California MWSCAS 2014
Asynchronous SAR ADC: Past, Present and Beyond Mike Shuo-Wei Chen University of Southern California MWSCAS 2014 1 Roles of ADCs Responsibility of ADC is increasing more BW, more dynamic range Potentially
More informationSPT BIT, 30 MSPS, TTL, A/D CONVERTER
12-BIT, MSPS, TTL, A/D CONVERTER FEATURES Monolithic 12-Bit MSPS Converter 6 db SNR @ 3.58 MHz Input On-Chip Track/Hold Bipolar ±2.0 V Analog Input Low Power (1.1 W Typical) 5 pf Input Capacitance TTL
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More informationA Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique
1 A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan 2 Outline Motivation Design Concept
More informationChapter 2: Digitization of Sound
Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued
More informationConverter IC for Cellular Phone. Mode Digitally-Controlled Buck. A 4 µa-quiescent-current Dual- Applications. Jianhui Zhang Prof.
A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao Angel Peterchev Jianhui Zhang Prof. Seth Sanders Power Electronics Group Dept. of
More informationAdministrative. No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed.
Administrative No office hour on Thurs. this week Instead, office hour 3 to 4pm on Wed. EECS 247 Lecture 2 Nyquist Rate ADC: Architecture & Design 27 H.K. Page EE247 Lecture 2 ADC Converters Sampling (continued)
More informationComparator Design for Delta Sigma Modulator
International Conference on Emerging Trends in and Applied Sciences (ICETTAS 2015) Comparator Design for Delta Sigma Modulator Pinka Abraham PG Scholar Dept.of ECE College of Engineering Munnar Jayakrishnan
More informationfor amateur radio applications and beyond...
for amateur radio applications and beyond... Table of contents Numerically Controlled Oscillator (NCO) Basic implementation Optimization for reduced ROM table sizes Achievable performance with FPGA implementations
More informationDATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8.
8-Bit, 2MSPS, Flash A/D Converter Pb-Free and RoHS Compliant DATASHEET FN377 Rev 8. The HI117 is an 8-bit, analog-to-digital converter built in a 1.4 m CMOS process. The low power, low differential gain
More informationAnalogue-to-Digital Conversion
Digital-to-Analogue to Conversion Analogue-to-Digital Conversion Module: EE2C2 Digital Design Lecturer: URL: http://www.personal.rdg.ac.uk/~stsgrimb/ email: j.b.grimbleby reading.ac.uk Number of Lectures:
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationA Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter
A Low-Power 6-b Integrating-Pipeline Hybrid Analog-to-Digital Converter Quentin Diduck, Martin Margala * Electrical and Computer Engineering Department 526 Computer Studies Bldg., PO Box 270231 University
More informationWeight functions for signal reconstruction based on level crossings
more links at end International Journal of Signal Processing 5: 9 Weight functions for signal reconstruction based on level crossings Nagesha, G. Hemantha Kumar Abstract Although the level crossing concept
More informationA 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationBlock Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable
More informationA low power 12-bit and 25-MS/s pipelined ADC for the ILC/Ecal integrated readout
A low power 12-bit and 25-MS/s pipelined ADC for the ILC/Ecal integrated readout F. Rarbi, D. Dzahini, L. Gallin-Martel To cite this version: F. Rarbi, D. Dzahini, L. Gallin-Martel. A low power 12-bit
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More information12-Bit 1-channel 4 MSPS ADC
SPECIFICATION 1 FEATURES 12-Bit 1-channel 4 MSPS ADC TSMC CMOS 65 nm Resolution 12 bit Single power supplies for digital and analog parts (2.5 V) Sampling rate up to 4 MSPS Standby mode (current consumption
More informationLecture Schedule: Week Date Lecture Title
http://elec3004.org Sampling & More 2014 School of Information Technology and Electrical Engineering at The University of Queensland Lecture Schedule: Week Date Lecture Title 1 2-Mar Introduction 3-Mar
More informationSUCCESSIVE approximation register (SAR) analog-todigital
426 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 5, MAY 2015 A Novel Hybrid Radix-/Radix-2 SAR ADC With Fast Convergence and Low Hardware Complexity Manzur Rahman, Arindam
More informationADC Resolution: Myth and Reality
ADC Resolution: Myth and Reality Mitch Ferguson, Applications Engineering Manager Class ID: CC19I Renesas Electronics America Inc. Mr. Mitch Ferguson Applications Engineering Manager Specializes support
More informationA CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction
More informationADC1006S055/ General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 55 MHz or 70 MHz
Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of Bipolar CMOS (BiCMOS) 10-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular
More informationTuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
More information10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits
International Journal of Scientific & Engineering Research, Volume 4, Issue 8, August 2013 10 bit Delta Sigma D/A Converter with Increased S/N ratio Using Compact Adder Circuits Jyothish Chandran G, Shajimon
More informationADC1206S040/055/ General description. 2. Features. 3. Applications. Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz
Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of BiCMOS 12-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular infrastructures,
More informationCDK bit, 25 MSPS 135mW A/D Converter
CDK1304 10-bit, 25 MSPS 135mW A/D Converter FEATURES n 25 MSPS converter n 135mW power dissipation n On-chip track-and-hold n Single +5V power supply n TTL/CMOS outputs n 5pF input capacitance n Tri-state
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More information3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications
3 rd order Sigma-delta modulator with delayed feed-forward path for low-power applications Min-woong Lee, Seong-ik Cho Electronic Engineering Chonbuk National University 567 Baekje-daero, deokjin-gu, Jeonju-si,
More information