CMSC 2833 Lecture 26. Step Expression Justification

Size: px
Start display at page:

Download "CMSC 2833 Lecture 26. Step Expression Justification"

Transcription

1 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture Minimiation with Theorems onsider the Boolean function: FF(xx, yy, ) = xxʹyyʹ + xyʹʹ + xyʹ + xxxxʹ + xxxxxx Step Expression Justification. xxʹyyʹ + xyʹʹ + xyʹ + xxxxʹ + xxxxxx Original expression. xxʹyyʹ + xyʹʹ + xyʹ + xyʹ + xxxxʹ + xxxxxx Idempotetent Law (OR Form). xxʹyyʹ + xyʹ + xyʹʹ + xyʹ + xxxxʹ + xxxxxx ommutative Law (OR Form). (xxʹ + xx)yyʹ + xyʹʹ + xyʹ + xxxxʹ + xxxxxx Distributive Law(OR Form). ()yyʹ + xyʹʹ + xyʹ + xxxxʹ + xxxxxx Inverse Law(OR Form). yyʹ + xyʹʹ + xyʹ + xxxxʹ + xxxxxx Identity Law (AND Form). yyʹ + xx(yyʹʹ + yyʹ + yyʹ + yyyy) Distributive Law (AND Form). yyʹ + xx(yyʹ(ʹ + ) + yy(ʹ + )) Distributive Law (AND Form) times. yyʹ + xx(yyʹ() + yy()) Inverse Law (OR Form) times. yyʹ + xx(yyʹ + yy) Identity Law (AND Form) times. yyʹ + xx() Inverse Law (OR Form). yyʹ + xx Identity Law(AND Form), xx + yyʹ ommutative Law(OR Form) Example.- (xx, yy, ) = xxʹyyʹ + xyʹʹ + xyʹ + xxxxʹ + xxxxxx Minimiation with a Karnaugh Map Simplification using K-Maps (Karnaugh Maps) Plot all the terms in the expression for FF(xx, yy, ) = xxʹyyʹ + xyʹʹ + xyʹ + xxxxʹ + xxxxxx. Plot xxʹyyʹ = =. Plot xyʹʹ = =

2 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture. Plot xyʹ = =. Plot xxxxʹ = =. Plot xxxx = =. Now, minimie the number of groupings required to cover all entries in the map and at the same time maximie the number of entries covered in each grouping.

3 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture. Find the entries that are most isolated first the entries that form a group by themselves or the entries that can be grouped with only one other entry.. ontinue to find groups containing more entries until all entries have been selected until all entries have been covered.. Read the map. In a -variable map, a group containing four () entries is represented by a single variable. The four entries that are grouped in the darkly shaded area have variable xx in common. Therefore, our minimied representation for includes xx.. Read the map. In a -variable map, a group containing two () entries is represented by the product of two variables. The lightly shaded group is formed by the product yy.

4 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture. We can now say that our minimied representation for FF is FF = xx + yy. FF = xx + yy The Karnaugh Map B A D.- (a) Two-variable map.- (b) Three-variable map.- (c) Four-variable map A Karnaugh map (K-Map) is a truth table organied so that a minimied representation of the output function can be easily recognied. A two-variable K-Map is drawn so that: MINTERM is adjacent to,,,, A three-variable K-Map is drawn so that: MINTERM is adjacent to,,,,,,,,,,,,,,,,

5 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture A four-variable K-Map is drawn so that: MINTERM is adjacent to,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, Plotting A Karnaugh Map Minterm number x mm ii xx yy FF mm mm mm mm y Figure.- Plotting a two-variable K-Map FF(xx, yy) = (,) = (,) mm ii xx yy FF mm mm mm mm mm mm mm mm Figure.- Plotting a three-variable K-Map FF(xx, yy, ) = (,,,,) = (,,)

6 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture mm ii ww xx yy FF mm mm wx mm mm mm mm mm mm mm mm mm mm mm mm mm mm Figure.- Plotting a four-variable K-Map FF(ww, xx, yy, ) = (,,,,,,,,,,,) = (,,,) y Labeling a K-Map y x x y x y y x y x have x in common have x in common. y x y x have y in common. have y in common

7 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture x y x y x y x y have x in common have x in common have y in common have y in common have in common have in common

8 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture wx y w x y w w wx y w x y w w wx y w x y w w wx y w x y w w wx y wx have w in common y wx have w in common y wx have x in common y wx have x in common y wx have y in common y wx have y in common y

9 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture wx have in common y wx have in common y Mapping Examples: FF(AA, BB, ) = AB + AA. Plot the first term AB = =. Plot the second term AA. The second term designates the intersection of the AA columns with the row. In the figure below, entries shaded blue identify the AA columns and the entries shaded yellow mark the row. The entries shaded green are the intersection of the AA columns with the row. ircle the shaded entries. FF(AA, BB, ) = AB + AA

10 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture FF(AA, BB, ) = AA + AA + BB. Plot the first term AA. Mark the intersection of the AA columns with the row.. Plot the second term AA. Mark the intersection of the AA columns with the row.. Plot the third term BB. Mark the BB columns.. ircle terms.

11 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture Example: Simplify FF(xx, yy) = yy + (xxxx). Reduce FF(xx, yy) to sum-of-products form. In particular the term (xxxx) is not in SOP form. Step Expression Justification. yy + (xxxx) Original expression. yy + (xx + yy ) DeMorgan s Law (AND Form). yy + (yy + xx ) ommutative Law (OR Form). (yy + yy ) + xx Associative Law (OR Form). + xx Inverse Law (OR Form). Dominance Law (OR Form) Example FF(xx, yy) = yy + (xxxx) = Example: Simplify FF(xx, yy, ) = xx yyyy + xx yyyy + xxxx. Since the expression for F is in SOP form, we plot and combine terms on a K-Map. First, plot terms. Plot xx yyyy.. Plot xx yyyy.. Plot xxxx the intersection of the xx-columns with the -row.. ircle adjacent cells so as to minimie the number of terms.

12 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture. Read the minimied expression for FF(xx, yy, ) = xy + xxxx. Products identified in a four-variable map Looping one cell represents one minterm, giving a product of four literals Looping two cells represents a product of three literals Looping four cells represents product of two literals Looping eight cells represents a product of one literals Looping all sixteen cells produces a function that is always equal to. Example: Simplify FF(ww, xx, yy, ) = (,,,,,,,,,, )using a K-Map wx y FF(ww, xx, yy, ) = yy + ww + xx Figure. FF(ww, xx, yy, ) = (,,,,,,,,,, ) Example: Simplify FF(AA, BB,, DD) = AA BB + BB DD + AA BB DD + AA BB D Figure. FF(AA, BB,, DD) = AA BB. Identify the AA BB column. Find the intersection of AA BB column and the rows.

13 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture. Mark the two cells D Figure. FF(AA, BB,, DD) = AA BB + BB DD. Identify the DD row.. Find the intersection of a DD row and the BB columns.. Mark the two cells D Figure. FF(AA, BB,, DD) = AA BB + BB DD + AA BB DD. onvert the minterm AA BB DD to its corresponding subscript as shown below. AA BB DD

14 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture Mark cell as shown. D Figure. FF(AA, BB,, DD) = AA BB + BB DD + AA BB DD + AA BB. Identify the AB column.. Find the intersection of the AB column and the rows.. Mark the two cells D Figure. FF(AA, BB,, DD) = AADD. Find the smallest group of cells that has at least one cell that is not included in the group.. Draw a loop that includes the group.. Add the product-term to the sum for function FF.

15 omputer Organiation I. Karnaugh Maps and Minimiation MS Lecture D Figure. FF(AA, BB,, DD) = AADD + BB DD. Find the smallest group of cells that has at least one cell that is not included in the group. Please note that finding the largest possible group is the goal.. Draw a loop that includes the group.. Add the product-term to the sum for function FF. D Figure. FF(AA, BB,, DD) = AADD + BB DD + BB. Find the smallest group of cells that has at least one cell that is not included in the group. Please note that finding the largest possible group is the goal.. Draw a loop that includes the group.. Add the product-term to the sum for function FF. Prime Implicants. All the minterms of the function are covered (looped) when cells are combined.. The number of product-terms in the expression is minimied. There are no redundant terms (i.e., minterms already covered by other terms).

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Odd-Prime Number Detector The table of minterms is represented. Table 13.1 Minterm A B C D E 1 0 0 0 0 1 3 0 0 0 1 1 5 0 0 1 0 1 7 0 0 1 1 1 11 0 1 0 1 1 13 0 1 1 0 1 17 1 0 0 0 1 19 1 0 0 1 1 23 1 0 1

More information

Encoders. Lecture 23 5

Encoders. Lecture 23 5 -A decoder with enable input can function as a demultiplexer a circuit that receives information from a single line and directs it to one of 2 n possible output lines. The selection of a specific output

More information

CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT

CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT CHAPTER 3 BASIC & COMBINATIONAL LOGIC CIRCUIT CHAPTER CONTENTS 3.1 Introduction to Basic Gates 3.2 Analysing A Combinational Logic Circuit 3.3 Design A Combinational Logic Circuit From Boolean Expression

More information

Lecture 15 Analysis of Combinational Circuits

Lecture 15 Analysis of Combinational Circuits Lecture 15 Analysis of Combinational Circuits Designing Combinational Logic Circuits A logic circuit having 3 inputs, A, B, C will have its output HIGH only when a majority of the inputs are HIGH. Step

More information

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS

UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS UNIT-2: BOOLEAN EXPRESSIONS AND COMBINATIONAL LOGIC CIRCUITS STRUCTURE 2. Objectives 2. Introduction 2.2 Simplification of Boolean Expressions 2.2. Sum of Products 2.2.2 Product of Sums 2.2.3 Canonical

More information

EECS 150 Homework 4 Solutions Fall 2008

EECS 150 Homework 4 Solutions Fall 2008 Problem 1: You have a 100 MHz clock, and need to generate 3 separate clocks at different frequencies: 20 MHz, 1kHz, and 1Hz. How many flip flops do you need to implement each clock if you use: a) a ring

More information

Subject: Analog and Digital Electronics Code:15CS32

Subject: Analog and Digital Electronics Code:15CS32 Subject: Analog and Digital Electronics Code:15CS32 Syllabus: The Basic Gates : Review of Basic Logic gates, Positive and Negative Logic, Introduction to HDL. Combinational Logic Circuits:Sum-of-Products

More information

University of Technology

University of Technology University of Technology Lecturer: Dr. Sinan Majid Course Title: microprocessors 4 th year Lecture 7 & 8 NAND and XOR Implementations Combinational Design Procedure NAND-NAND & NOR-NOR Networks DeMorgan

More information

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay)   CSC S.J. Park. Announcement Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark Computer Architecture (CSC-3501) Lecture 6 (31 Jan 2008) 1 Announcement 2 1 Reminder A logic circuit is composed of: Inputs Outputs Functional specification

More information

EECS-140/141 Introduction to Digital Logic Design Lecture 4:Simplification in Logic Synthesis

EECS-140/141 Introduction to Digital Logic Design Lecture 4:Simplification in Logic Synthesis EECS-140/141 Introduction to Digital Logic Design Lecture 4:Simplification in Logic Synthesis I. REVIEW AND INTRODUCTION I.A General Synthesis Procedure I.A.1 Express Function as: I.A.1.a Define variables

More information

DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES FACULTY NAME/DESIGNATION: SUGAPRIYAA.THA / LECTURER

DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES FACULTY NAME/DESIGNATION: SUGAPRIYAA.THA / LECTURER DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS SUBJECT CODE: EC2203 FACULTY NAME/DESIGNATION: SUGAPRIYAA.THA / LECTURER CLASS: II YEAR ECE UNIT-I MINIMISATION

More information

Logic Design I (17.341) Fall Lecture Outline

Logic Design I (17.341) Fall Lecture Outline Logic Design I (17.341) Fall 2011 Lecture Outline Class # 07 October 31, 2011 / November 07, 2011 Dohn Bowden 1 Today s Lecture Administrative Main Logic Topic Homework 2 Course Admin 3 Administrative

More information

ECE380 Digital Logic

ECE380 Digital Logic ECE38 Digital Logic Optimized Implementation of Logic Functions: Karnaugh Maps and Minimum Sum-of-Product Forms Dr. D. J. Jackson Lecture 7- Karnaugh map The key to finding a minimum cost SOP or POS form

More information

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02) 2145230 Aircraft Electricity and Electronics Asst. Prof. Thavatchai Tayjasanant, PhD Email: taytaycu@gmail.com aycu@g a co Power System Research Lab 12 th Floor, Building 4 Tel: (02) 218-6527 1 Chapter

More information

Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows:

Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows: Combinational Logic Logic circuits for digital systems may be combinational or sequential. combinational circuit consists of input variables, logic gates, and output variables. 1 nalysis procedure To obtain

More information

Formal Foundation of Digital Design

Formal Foundation of Digital Design Chapter 2: Switching Algebra and Logic Circuits 78 22 Digital Logic Design @ Department of Computer Engineering KKU. Formal Foundation of Digital Design In 854 George Boole published An investigation into

More information

Chapter 3 Digital Logic Structures

Chapter 3 Digital Logic Structures Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2): 48 million IBM PowerPC 75FX (22): 38 million IBM/Apple PowerPC

More information

Name: Class: Date: 1. As more electronic systems have been designed using digital technology, devices have become smaller and less powerful.

Name: Class: Date: 1. As more electronic systems have been designed using digital technology, devices have become smaller and less powerful. Name: Class: Date: DE Midterm Review 2 True/False Indicate whether the statement is true or false. 1. As more electronic systems have been designed using digital technology, devices have become smaller

More information

De Morgan s second theorem: The complement of a product is equal to the sum of the complements.

De Morgan s second theorem: The complement of a product is equal to the sum of the complements. Q. What is Gate? State and prove De Morgan s theorems. nswer: digital circuit having one or more input signals but only one output signal is called a gate. De Morgan s first theorem: The complement of

More information

Larger 5 & 6variable Karnaugh maps

Larger 5 & 6variable Karnaugh maps Larger 5 & 6variable Karnaugh maps Larger Karnaugh maps reduce larger logic designs. How large is large enough? That depends on the number of inputs, fan-ins, to the logic circuit under consideration.

More information

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 COE/EE2DI4 Midterm Test #1 Fall 2006 Page 1 Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006 Instructions: This examination paper includes 10 pages and 20 multiple-choice questions starting

More information

Synthesis of Combinational Logic

Synthesis of Combinational Logic Synthesis of ombinational Logic 6.4 Gates F = xor Handouts: Lecture Slides, PS3, Lab2 6.4 - Spring 2 2/2/ L5 Logic Synthesis Review: K-map Minimization ) opy truth table into K-Map 2) Identify subcubes,

More information

Chapter 4 Combinational Logic Circuits

Chapter 4 Combinational Logic Circuits Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as

More information

Chapter 1: Digital logic

Chapter 1: Digital logic Chapter 1: Digital logic I. Overview In PHYS 252, you learned the essentials of circuit analysis, including the concepts of impedance, amplification, feedback and frequency analysis. Most of the circuits

More information

Introduction to CMOS VLSI Design (E158) Lecture 5: Logic

Introduction to CMOS VLSI Design (E158) Lecture 5: Logic Harris Introduction to CMOS VLSI Design (E158) Lecture 5: Logic David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture 5 1

More information

Chapter 4 Combinational Logic Circuits

Chapter 4 Combinational Logic Circuits Chapter 4 Combinational Logic Circuits Chapter 4 Objectives Selected areas covered in this chapter: Converting logic expressions to sum-of-products expressions. Boolean algebra and the Karnaugh map as

More information

Lecture 7: Digital Logic

Lecture 7: Digital Logic Lecture 7: Digital Logic Last time we introduced the concept of digital electronics i.e., one identifies a range of voltages with the value, and another range with the value But we didn t specify these

More information

BOOLEAN ALGEBRA AND LOGIC FAMILIES

BOOLEAN ALGEBRA AND LOGIC FAMILIES C H A P T E R 7 Learning Objectives Unique Feature of Boolean Algebra Laws of Boolean Algebra Equivalent Switching Circuits DeMorgan s Theorem s The Sum-of-Products (SOP) Form The Standard SOP Form The

More information

Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Combinational Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science Combinational Logic Rab Nawaz Khan Jadoon DCS COMSATS Institute of Information Technology Lecturer COMSATS Lahore Pakistan Digital Logic and Computer Design 2 Combinational logic A combinational circuit

More information

AwesomeMath Admission Test A

AwesomeMath Admission Test A 1 (Before beginning, I d like to thank USAMTS for the template, which I modified to get this template) It would be beneficial to assign each square a value, and then make a few equalities. a b 3 c d e

More information

Digital. Design. R. Ananda Natarajan B C D

Digital. Design. R. Ananda Natarajan B C D Digital E A B C D 0 1 2 3 4 5 6 Design 7 8 9 10 11 12 13 14 15 Y R. Ananda Natarajan Digital Design Digital Design R. ANANDA NATARAJAN Professor Department of Electronics and Instrumentation Engineering

More information

Applications of Karnaugh Map and Logic Gates in Minecraft Redstone Circuits

Applications of Karnaugh Map and Logic Gates in Minecraft Redstone Circuits Applications of Karnaugh Map and Logic Gates in Minecraft Redstone Circuits Vincent Hendranto Halim / 35589 Program Studi Teknik Informatika Sekolah Teknik Elektro dan Informatika Institut Teknologi Bandung,

More information

Chapter 3 Describing Logic Circuits Dr. Xu

Chapter 3 Describing Logic Circuits Dr. Xu Chapter 3 Describing Logic Circuits Dr. Xu Chapter 3 Objectives Selected areas covered in this chapter: Operation of truth tables for AND, NAND, OR, and NOR gates, and the NOT (INVERTER) circuit. Boolean

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 1 Logistics

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 1 Logistics Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 1 Logistics Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and

More information

Function Table of an Odd-Parity Generator Circuit

Function Table of an Odd-Parity Generator Circuit Implementation of an Odd-Parity Generator Circuit The first step in implementing any circuit is to represent its operation in terms of a Truth or Function table. The function table for an 8-bit data as

More information

Digital Logic Circuits

Digital Logic Circuits Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals

More information

ECE 172 Digital Systems. Chapter 2 Digital Hardware. Herbert G. Mayer, PSU Status 6/30/2018

ECE 172 Digital Systems. Chapter 2 Digital Hardware. Herbert G. Mayer, PSU Status 6/30/2018 ECE 172 Digital Systems Chapter 2 Digital Hardware Herbert G. Mayer, PSU Status 6/30/2018 1 Syllabus l Term Sharing l Standard Forms l Hazards l Decoders l PLA vs. PAL l PROM l Bibliography 2 Product Term

More information

6.1 In this section, you will design (but NOT build) a circuit with 4 inputs,

6.1 In this section, you will design (but NOT build) a circuit with 4 inputs, EE 2449 Experiment 6 Jack Levine and Nancy Warter-Perez //208 CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 6 COMBINATIONAL

More information

14:332:231 DIGITAL LOGIC DESIGN. Gate Delays

14:332:231 DIGITAL LOGIC DESIGN. Gate Delays 4:332:23 DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering all 23 Lecture #8: Timing Hazards Gate Delays hen the input to a logic gate is changed, the output will not

More information

Do not open this exam until told to do so.

Do not open this exam until told to do so. Do not open this exam until told to do so. Pepperdine Math Day November 15, 2014 Exam Instructions and Rules 1. Write the following information on your Scantron form: Name in NAME box Grade in SUBJECT

More information

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these Objective Questions Module 1: Introduction 1. Which of the following is an analog quantity? (a) Light (b) Temperature (c) Sound (d) all of these 2. Which of the following is a digital quantity? (a) Electrical

More information

WPF PUZZLE GP 2016 ROUND 8 INSTRUCTION BOOKLET. Host Country: Russia. Andrey Bogdanov. Special Notes: No special notes for this round.

WPF PUZZLE GP 2016 ROUND 8 INSTRUCTION BOOKLET. Host Country: Russia. Andrey Bogdanov. Special Notes: No special notes for this round. WPF PUZZLE GP 01 INSTRUTION OOKLET Host ountry: Russia ndrey ogdanov Special Notes: No special notes for this round. Points, asual Section: Points, ompetitive Section: 1. Not Like the Others 1. Not Like

More information

GATE Online Free Material

GATE Online Free Material Subject : Digital ircuits GATE Online Free Material 1. The output, Y, of the circuit shown below is (a) AB (b) AB (c) AB (d) AB 2. The output, Y, of the circuit shown below is (a) 0 (b) 1 (c) B (d) A 3.

More information

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits 1 Module-4 Design and Analysis of Combinational Circuits 4.1 Motivation: This topic develops the fundamental understanding and design of adder, substractor, code converter multiplexer, demultiplexer etc

More information

Practice Test (page 201) 1. A. This is not true because 64 has these factors: 1, 2, 4, 8, 16, 32, and 64 So, A is the correct answer.

Practice Test (page 201) 1. A. This is not true because 64 has these factors: 1, 2, 4, 8, 16, 32, and 64 So, A is the correct answer. Practice Test (page 201) 1. A. This is not true because 64 has these factors: 1, 2, 4, 8, 16, 32, and 64 So, A is the correct answer. 2. Expand each product until the trinomial matches the given trinomial.

More information

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page

More information

Course Overview. Course Overview

Course Overview. Course Overview Course Overview Where does this course fit into the Electrical Engineering curriculum? Page 5 Course Overview Where does this course fit into the Computer Engineering curriculum? Page 6 3 Course Content

More information

Identify and draw points, lines, line segments, rays, and angles. Recognize them in various contexts and familiar figures.

Identify and draw points, lines, line segments, rays, and angles. Recognize them in various contexts and familiar figures. Lesson 1 Homework 4 Name Date 1. Use the following directions to draw a figure in the box to the right. a. Draw two points: WW and XX. b. Use a straightedge to draw WWWW. c. Draw a new point that is not

More information

Lesson Objectives. Simplifying Algebraic Expressions with Polynomials Multiplying Monomials and Binomials

Lesson Objectives. Simplifying Algebraic Expressions with Polynomials Multiplying Monomials and Binomials UDM11L04BLM/AK_61519 8/11/03 5:15 PM Page 29 Lesson Objectives Find the product of two monomials. Find the product of a monomial and a binomial. Find the product of two binomials using the Distributive

More information

Hashemite University Mechatronics Engineering Department Logic and Electronics Laboratory Manual

Hashemite University Mechatronics Engineering Department Logic and Electronics Laboratory Manual Hashemite University Mechatronics Engineering Department Logic and Electronics Laboratory Manual The Hashemite University Faculty of Engineering Department of Mechatronics Engineering Logic and Electronics

More information

Digital Fundamentals

Digital Fundamentals Digital Fundamentals Tenth Edition Floyd hapter 5 Floyd, Digital Fundamentals, th ed 28 Pearson Education 29 Pearson Education, Upper Saddle River, NJ 7458. ll Rights Reserved ombinational Logic ircuits

More information

Unit 3. Logic Design

Unit 3. Logic Design EE 2: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Logic and Computer Design Fundamentals Unit 3 Chapter Combinational 3 Combinational Logic Logic Design - Introduction to Analysis & Design

More information

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100 EC 40 MODEL TEST PAPER - 1 ELECTRONIC CIRCUITS Time: Three Hours Maximum Marks: 100 Answer five questions, taking ANY TWO from Group A, any two from Group B and all from Group C. All parts of a question

More information

Testing Digital Systems I

Testing Digital Systems I Testing igital Systems I Testing igital Systems I Lecture 8: Boolean Testing Using Fault Models ( Algorithm) Instructor: M. Tahoori Copyright 2, M. Tahoori TS I: Lecture 8 Specific-Fault Oriented Test

More information

Math 259 Winter Recitation Handout 6: Limits in Two Dimensions

Math 259 Winter Recitation Handout 6: Limits in Two Dimensions Math 259 Winter 2009 Recitation Handout 6: its in Two Dimensions As we have discussed in lecture, investigating the behavior of functions with two variables, f(x, y), can be more difficult than functions

More information

HIGH SCHOOL - PROBLEMS

HIGH SCHOOL - PROBLEMS PURPLE COMET! MATH MEET April 2013 HIGH SCHOOL - PROBLEMS Copyright c Titu Andreescu and Jonathan Kane Problem 1 Two years ago Tom was 25% shorter than Mary. Since then Tom has grown 20% taller, and Mary

More information

Solutions to the European Kangaroo Pink Paper

Solutions to the European Kangaroo Pink Paper Solutions to the European Kangaroo Pink Paper 1. The calculation can be approximated as follows: 17 0.3 20.16 999 17 3 2 1000 2. A y plotting the points, it is easy to check that E is a square. Since any

More information

WPF PUZZLE GP 2017 ROUND 5A COMPETITION BOOKLET. Host Country: Czech Republic C D. Author: Jan Novotný

WPF PUZZLE GP 2017 ROUND 5A COMPETITION BOOKLET. Host Country: Czech Republic C D. Author: Jan Novotný WPF PUZZLE GP 0 OMPETITION OOKLET Host ountry: zech Republic uthor: Jan Novotný Special Notes: For puzzles with hexagonal grids, the word row in the puzzle description refers to the diagonal rows (slanted

More information

Canadian Math Kangaroo Contest

Canadian Math Kangaroo Contest Canadian Math Kangaroo Contest Part A: Each correct answer is worth 3 points 1. Which letter on the board is not in the word "KOALA"? (A) R (B) L (C) K (D) N (E) O 2. In a cave, there were only two seahorses,

More information

Nu1nber Theory Park Forest Math Team. Meet #1. Self-study Packet. Problem Categories for this Meet:

Nu1nber Theory Park Forest Math Team. Meet #1. Self-study Packet. Problem Categories for this Meet: Park Forest Math Team 2017-18 Meet #1 Nu1nber Theory Self-study Packet Problem Categories for this Meet: 1. Mystery: Problem solving 2. Geometry: Angle measures in plane figures including supplements and

More information

BCD Adder. Lecture 21 1

BCD Adder. Lecture 21 1 BCD Adder -BCD adder A 4-bit binary adder that is capable of adding two 4-bit words having a BCD (binary-coded decimal) format. The result of the addition is a BCD-format 4-bit output word, representing

More information

Lecture 2: Digital Logic Basis

Lecture 2: Digital Logic Basis Lecture 2: Digital Logic Basis Xufeng Kou School of Information Science and Technology ShanghaiTech University 1 Outline Truth Table Basic Logic Operation and Gates Logic Circuits NOR Gates and NAND Gates

More information

B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline

B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline Course Outline B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET The purpose of the course is to teach principles of digital electronics. This course covers varieties of topics including

More information

UNIT-IV Combinational Logic

UNIT-IV Combinational Logic UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented

More information

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Digital Applications () Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering systems,

More information

EE260: Digital Design, Spring n More Logic Gates n NAND and NOR Gates

EE260: Digital Design, Spring n More Logic Gates n NAND and NOR Gates EE26: igital esign, Spring 28 -eb-8 EE 26: Introduction to igital esign oolean lgebra: Logic Synthesis and Timing Hazards ao Zheng epartment of Electrical Engineering University of Hawaiʻi at Mānoa Overview

More information

ENTRANCE EXAMINATIONS Time allowed: 1 hour and 30 minutes

ENTRANCE EXAMINATIONS Time allowed: 1 hour and 30 minutes ENTRANCE EXAMINATIONS 2017 MATHEMATICS FIRST FORM Time allowed: 1 hour and 30 minutes Answer ALL questions. Show all necessary working on the question paper in the spaces provided and write your answers

More information

Digital Systems Principles and Applications TWELFTH EDITION. 3-3 OR Operation With OR Gates. 3-4 AND Operations with AND gates

Digital Systems Principles and Applications TWELFTH EDITION. 3-3 OR Operation With OR Gates. 3-4 AND Operations with AND gates Digital Systems Principles and Applications TWELFTH EDITION CHAPTER 3 Describing Logic Circuits Part -2 J. Bernardini 3-3 OR Operation With OR Gates An OR gate is a circuit with two or more inputs, whose

More information

2016 State Competition Solutions

2016 State Competition Solutions 2016 State Competition Solutions Are you wondering how we could have possibly thought that a Mathlete would be able to answer a particular Sprint Round problem without a calculator? Are you wondering how

More information

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As

More information

Partitions and Permutations

Partitions and Permutations Chapter 5 Partitions and Permutations 5.1 Stirling Subset Numbers 5.2 Stirling Cycle Numbers 5.3 Inversions and Ascents 5.4 Derangements 5.5 Exponential Generating Functions 5.6 Posets and Lattices 1 2

More information

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering

More information

Score. Please print legibly. School / Team Names. Directions: Answers must be left in one of the following forms: 1. Integer (example: 7)

Score. Please print legibly. School / Team Names. Directions: Answers must be left in one of the following forms: 1. Integer (example: 7) Score Please print legibly School / Team Names Directions: Answers must be left in one of the following forms: 1. Integer (example: 7)! 2. Reduced fraction (example:! )! 3. Mixed number, fraction part

More information

UNIVERSITY OF NORTHERN COLORADO MATHEMATICS CONTEST

UNIVERSITY OF NORTHERN COLORADO MATHEMATICS CONTEST UNIVERSITY OF NORTHERN COLORADO MATHEMATICS CONTEST First Round For all Colorado Students Grades 7-12 October 31, 2009 You have 90 minutes no calculators allowed The average of n numbers is their sum divided

More information

In this lecture: Lecture 8: ROM & Programmable Logic Devices

In this lecture: Lecture 8: ROM & Programmable Logic Devices In this lecture: Lecture 8: ROM Programmable Logic Devices Dr Pete Sedcole Department of EE Engineering Imperial College London http://caseeicacuk/~nps/ (Floyd, 3 5, 3) (Tocci 2, 24, 25, 27, 28, 3 34)

More information

University of Houston High School Mathematics Contest Geometry Exam Spring 2016

University of Houston High School Mathematics Contest Geometry Exam Spring 2016 University of Houston High School Mathematics ontest Geometry Exam Spring 016 nswer the following. Note that diagrams may not be drawn to scale. 1. In the figure below, E, =, = 4 and E = 0. Find the length

More information

Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1

Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1 Slide Logic Symbols with Truth Tables UFFER INVERTER ND NND OR NOR XOR XNOR 6.7 Digital Logic Digital logic can be described in terms of standard logic symbols and their corresponding truth tables. The

More information

Eureka Math. Grade 4, Module 4. Student File_A. Contains copy-ready classwork and homework as well as templates (including cut outs)

Eureka Math. Grade 4, Module 4. Student File_A. Contains copy-ready classwork and homework as well as templates (including cut outs) A Story of Units Eureka Math Grade 4, Module 4 Student File_A Contains copy-ready classwork and homework as well as templates (including cut outs) Published by the non-profit Great Minds. Copyright 2015

More information

Logic diagram: a graphical representation of a circuit

Logic diagram: a graphical representation of a circuit LOGIC AND GATES Introduction to Logic (1) Logic diagram: a graphical representation of a circuit Each type of gate is represented by a specific graphical symbol Truth table: defines the function of a gate

More information

SYNTHESIS OF COMBINATIONAL CIRCUITS

SYNTHESIS OF COMBINATIONAL CIRCUITS HPTER 6 SYNTHESIS O OMINTIONL IRUITS 6.1 Introduction oolean functions can be expressed in the forms of sum-of-products and productof-sums. These expressions can also be minimized using algebraic manipulations

More information

Gates and Circuits 1

Gates and Circuits 1 1 Gates and Circuits Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors Combine basic gates into circuits Describe the behavior

More information

2009 Philippine Elementary Mathematics International Contest Page 1

2009 Philippine Elementary Mathematics International Contest Page 1 2009 Philippine Elementary Mathematics International Contest Page 1 Individual Contest 1. Find the smallest positive integer whose product after multiplication by 543 ends in 2009. It is obvious that the

More information

Representing Square Numbers. Use materials to represent square numbers. A. Calculate the number of counters in this square array.

Representing Square Numbers. Use materials to represent square numbers. A. Calculate the number of counters in this square array. 1.1 Student book page 4 Representing Square Numbers You will need counters a calculator Use materials to represent square numbers. A. Calculate the number of counters in this square array. 5 5 25 number

More information

MATHEMATICS LEVEL 7 8 (Α - Β Γυμνασίου)

MATHEMATICS LEVEL 7 8 (Α - Β Γυμνασίου) LEVEL 7 8 (Α - Β Γυμνασίου) 19 March 011 10:00-11:15 3 points 1) Which of the following has the largest value? (A) 011 1 (B) 1 011 (C) 1 x 011 (D) 1 + 011 (E) 1 011 ) Elsa plays with cubes and tetrahedrons.

More information

Canadian Math Kangaroo Contest

Canadian Math Kangaroo Contest Canadian Math Kangaroo Contest Part : Each correct answer is worth 3 points 1. The sum of the ages of Tom and John is 23, the sum of the ages of John and lex is 24 and the sum of the ages of Tom and lex

More information

MATHEMATICS ON THE CHESSBOARD

MATHEMATICS ON THE CHESSBOARD MATHEMATICS ON THE CHESSBOARD Problem 1. Consider a 8 8 chessboard and remove two diametrically opposite corner unit squares. Is it possible to cover (without overlapping) the remaining 62 unit squares

More information

METHOD 1: METHOD 2: 4D METHOD 1: METHOD 2:

METHOD 1: METHOD 2: 4D METHOD 1: METHOD 2: 4A Strategy: Count how many times each digit appears. There are sixteen 4s, twelve 3s, eight 2s, four 1s, and one 0. The sum of the digits is (16 4) + + (8 2) + (4 1) = 64 + 36 +16+4= 120. 4B METHOD 1:

More information

1999 Mathcounts National Sprint Round Solutions

1999 Mathcounts National Sprint Round Solutions 999 Mathcounts National Sprint Round Solutions. Solution: 5. A -digit number is divisible by if the sum of its digits is divisible by. The first digit cannot be 0, so we have the following four groups

More information

Combinational Logic Design CH002

Combinational Logic Design CH002 Combinational Logic Design CH002 Figure 2.1 Circuit as a black box with inputs, outputs, and specifications Figure 2.2 Elements and nodes Figure 2.3 Combinational logic circuit Figure 2.4 Two OR implementations

More information

The City School. Comprehensive Worksheet (1st Term) November 2018 Mathematics Class 8

The City School. Comprehensive Worksheet (1st Term) November 2018 Mathematics Class 8 The City School Comprehensive Worksheet (1st Term) November 2018 Mathematics Class 8 Index No: S i INSTRUCTIONS Write your index number, section, school/campus and date clearly in the space provided Read

More information

ECE380 Digital Logic

ECE380 Digital Logic ECE38 Digital Logic Introduction Dr. D. J. Jackson Lecture - Digital hardware Logic circuits are used to build computer hardware as well as other products (digital hardware) Late 96 s and early 97 s saw

More information

SKP Engineering College

SKP Engineering College SKP Engineering College Tiruvannamalai 606611 A Course Material on Digital Logic Circuits By A.Vigneswaran Assistant Professor Electronics and Communication Engineering Department Electronics and Communication

More information

Digital Electronics Course Objectives

Digital Electronics Course Objectives Digital Electronics Course Objectives In this course, we learning is reported using Standards Referenced Reporting (SRR). SRR seeks to provide students with grades that are consistent, are accurate, and

More information

Lecture 1, CS 2050, Intro Discrete Math for Computer Science

Lecture 1, CS 2050, Intro Discrete Math for Computer Science Lecture 1, 08--11 CS 050, Intro Discrete Math for Computer Science S n = 1++ 3+... +n =? Note: Recall that for the above sum we can also use the notation S n = n i. We will use a direct argument, in this

More information

Chapter 2 Introduction to Logic Circuits

Chapter 2 Introduction to Logic Circuits Chapter 2 Introduction to Logic Circuits Logic unctions and circuits Boolean algebra Snthesis o digital circuits Introduction to CAD tools Introduction to VHDL Logic unctions and Circuits and 2 are binar

More information

Zoho placement paper

Zoho placement paper Visit prepnode.com for more placement papers and interview tips. Zoho placement paper Section 1: Matrix Test (15 questions in 10 minutes) Directions for questions 1-5: Answer the questions on the basis

More information

By: Dr. Ahmed ElShafee

By: Dr. Ahmed ElShafee Lecture (03) COMBINATIONAL CIRCUIT DESIGN AND SIMULATION USING GATES By: Dr. Ahmed ElShafee ١ Dr. Ahmed ElShafee, ACU : Spring 2018, CSE303 Logic design II Design of Circuits with Limited Gate Fan In In

More information

Meet #5 March Intermediate Mathematics League of Eastern Massachusetts

Meet #5 March Intermediate Mathematics League of Eastern Massachusetts Meet #5 March 2008 Intermediate Mathematics League of Eastern Massachusetts Meet #5 March 2008 Category 1 Mystery 1. In the diagram to the right, each nonoverlapping section of the large rectangle is

More information

5. Find the least number which when multiplied with will make it a perfect square. A. 19 B. 22 C. 36 D. 42

5. Find the least number which when multiplied with will make it a perfect square. A. 19 B. 22 C. 36 D. 42 1. Find the square root of 484 by prime factorization method. A. 11 B. 22 C. 33 D. 44 2. Find the cube root of 19683. A. 25 B. 26 C. 27 D. 28 3. A certain number of people agree to subscribe as many rupees

More information

About Permutations and Combinations: Examples

About Permutations and Combinations: Examples About Permutations and Combinations: Examples TABLE OF CONTENTS Basics... 1 Product Rule...1-2 Sum Rule...2 Permutations... 2-3 Combinations... 3-4 Pascal s Triangle... 4 Binomial Theorem.. 4 Pascal s

More information