TRANSISTORS: DYNAMIC CIRCUITS. Introduction

Size: px
Start display at page:

Download "TRANSISTORS: DYNAMIC CIRCUITS. Introduction"

Transcription

1 TRANSISTORS: DYNAMIC CIRCUITS Introdution The point of biasing a iruit orretly is that the iruit operate in a desirable fashion on signals that enter the iruit. These signals are perturbations about the bias point, for instane, you might bias your input port at 2V, and then add a 50 mv peak-to-peak sine wave to this bias voltage. Ideally, amplifiers are linear devies, meaning the output signal is some multiple of the input signal, independent of the input amplitude. Transistors are non-linear devies (reall their I-V harateristis), so the output amplitude does depend upon the input amplitude. However, by suitably restriting the input swing, the resultant output will show very little urvature, meaning that the non-linear iruit ats approximately linear for small-signal deviations about the bias point. In this lab, the small-signal transistor model is introdued, and this forms the basis for understanding the dynami performane of several ommonly enountered iruits.

2 Theory Small-Signal Model for the Bipolar Transistor The small-signal model for the bipolar transistor is as follows: r b C µ r base olletor ontat i ontat + βi = v r π C π g m v r o _ r e emitter ontat Fig. 1 Small-signal model for the bipolar transistor. The key element is the ontrolled urrent soure, whih an be shown as depending on the internal base urrent i or the internal base-emitter voltage v. The quantity g m is defined as 1 ƒi ƒ v be, signifying how responsive the olletor urrent is to hanges in the driving voltage v. Resistor r e is the small resistane assoiated with the highly-doped emitter, and is usually negleted in analysis when one is foused on dominant effets. Resistor r b is a distributed, non-linear resistane, and thus hard to haraterize with a single value, but it orresponds to the resistane between the base ontat and that region of the base material lying underneath the emitter. Resistor r likewise is hard to haraterize with a single value, but represents the net resistane between the olletor ontat and the bottom portion of the base material. Resistor r π is not a physial resistane like the preeding three, but rather a dynami quantity defined as 1 ƒi ƒ b v be, representing how resistant the input base urrent is to hanges in the internal base-emitter voltage (i.e., that voltage not inluding the voltage drop aross rb, represented as v in Fig. 1). The ontrolled soure indiates how muh the olletor urrent hanges for a hange in base urrent (or equivalently, base-emitter voltage). Like r π, resistor r o is a dynami resistane; it represents the influene of hanges in olletor-emitter voltage on olletor urrent, and thus is given by 1 ƒi ƒ v e. For high Early voltages, this resistane is negligible, and thus the olletor voltage has a negligible impat on the urrent flowing out of the olletor ontat. C µ represents the depletion apaitane of the base-olletor juntion.

3 C π is omposed of two parts: 1) a diffusion apaitane given by ƒqb = ƒv ƒi τ F = τ F ƒv be g m and 2) a depletion apaitane, whih is usually negligible ompared to the diffusion apaitane sine the baseemitter juntion is forward-biased. To develop numerial values for the symbols in the small-signals model, the defining derivatives must be evaluated symbolially, and ast in terms of bias quantities. With the bias quantities speified, numerial values may be assigned to eah small-signal parameter. Deriving the symboli expressions for the smallsignal parameters is a straightforward exerise, and left as a prelab exerise. Common-Emitter Amplifier In the previous lab, the ommon-emitter amplifier was biased, but no mention was made of why it is alled an amplifier. To answer this, we analyze the iruit in the previous lab, with a few modifiations. First, we need to feed our input signal into the base, without the bias points of the signal soure and the ommonemitter amplifier interfering with eah other. This is aomplished by adding an AC oupling apaitor to the input port, large enough so that it will at like an AC short at the frequenies at whih we operate. Seond, the amplifier needs to drive a resistive load whih we don t want to upset our bias point, so we append another AC oupling apaitor to the output port. Third, we replae the transistor symbol used in the previous lab with the small-signal model, leading to the following iruit: C in r b C µ r C out v out i v s R b1 R b2 r π C π βi r o R R load r e + R ee Fig. 2 Common-emitter amplifier for AC analysis. Assuming that we are at low-enough frequenies that the parasiti apaitanes of the BJT don t affet our results, and further negleting the Early resistane and internal emitter resistane, analysis of our model leads to: v v out s = r b β + ( Rload R ) rπ + ( β + 1) R e (1)

4 With large beta, this redues to R R > R long as ( load ) e R load R R e, a rather simple independent of transistor parameters. As, the transfer funtion has a magnitude greater than 1, explaining why the ommon-emitter is alled an amplifier. For the values derived in the previous lab, this requires that R load be at least 375Ω for gain. Wilson Current Soure Another type of urrent soure is the Wilson urrent soure, shown below: V R I ref I out Q 3 Q 1 Q 2 Fig. 3 Wilson urrent soure. This urrent soure has two advantages, namely, it gives very good mathing between output and referene urrents, and it provides very high output resistane. Analysis of both the mathing and output resistane are left as prelab exerises. The advantage of high output resistane is that the output urrent is insensitive to whatever load is attahed to it. Thought of another way, if you onsider the urrent soure as a parallel ombination of a Norton urrent and Norton resistane, and your load as a pure resistane, then the resultant urrent divider is suh that nearly all of the Norton urrent flows into the load resistane, with very little lost to the internal resistane of the urrent soure.

5 MOS inverter Another ommonly enountered struture is the MOS inverter, shown below: M 2 V in V out M 1 Fig. 4 MOS inverter. The idea here is very simple, namely, that when the input voltage is high (i.e., lose to the supply voltage), the output voltage is low (i.e., near ground) and vie-versa. The analysis of this involves several steps. Start by onsidering the input at 0 volts. Between 0 volts and the threshold voltage of M 1, M 1 is utoff; this implies that the urrent is zero, whih happens when M 2 is in triode, with its drain-soure voltage equal to zero. Thus, the output is at the supply voltage for 0 < V in < V t1. One V in goes beyond V t1, M 1 enters saturation, while M 2 remains in triode. As the input voltage inreases further, both transistors beome saturated, while further inreases ause M 1 to enter triode while M 2 remains saturated, and ultimately, M 2 is utoff when the input voltage exeeds V t2. A formal analysis involving the non-linear MOS I-V harateristi is left as a prelab exerise.

6 Prelab Exerises 1) Given the definitions of the small-signal parameters for the bipolar transistor, express r π, g m, and r o in terms of bias parameters (e.g., olletor urrent, V e, et.). For a 1mA urrent and V e of 3.2V (just as in the preeding lab) as well as an Early voltage of 200 and a Beta of 100, what are the values of r π, g m and r o? 2) Use SPICE to simulate the low-frequeny gain of the ommon-emitter amplifier in Fig. 2 (don t enter the small-signal model use an atual transistor!). If you have no SPICE.model ard for a bipolar transistor, use the default SPICE model. Use the.op ommand to verify the bias urrents and voltages as well as the transistor g m for your iruit, then perform an.a analysis to observe the frequeny response. Plae a large (e.g., 0.1 uf) apaitor aross resistor R e. What happens to the gain? Do a hand analysis and SPICE simulation to onfirm your response. 3) Express the output urrent of the Wilson urrent soure in terms of the referene urrent. Do not neglet base urrents in your analysis, and assume eah transistor has the same β. Your final answer should be in terms of the referene urrent and β. (Hint: your final answer should look like 2 I out I ref ( 1 error), where the error depends inversely on β.) Do a small signal analysis to determine a symboli expression for the output resistane of the Wilson urrent soure. Assume every transistor has idential small-signal parameters. Assume you desire you an output urrent of 1 ma, and your supply is 5V. What is the approximate size of the required referene resistor? 4) Determine symboli V out vs. V in equations for the MOS inverter for eah of the five regions disussed. Assume the supply is 5V, the NMOS devie has V tn = 1.4V, K n (W/L) = A/V 2 and λ = 0.02V -1, and the PMOS devie has V tp = -1.2V, K p (W/L) = A/V 2 and λ = 0.02 V -1 and determine the values of V in and V out at eah of the four transitions between the five regions of operation. Plot the V out vs. V in harateristi based on your equations. Verify the hand analysis by plotting the V out vs. V in harateristi in SPICE using the same power supply and MOS parameters.

7 Lab Exerises 1) Build the ommon-emitter amplifier of Fig. 2. Determine an appropriate input signal level so that the output signal is large enough to measure, but small enough so that the transistor ats linearly. Determine the low-frequeny gain at 10 khz. Does it math reasonably well with your hand results? Change the input signal level by +/- 6-dB. Does the iruit behave linearly? Plae a 0.1µF apaitor aross Re and re-measure the AC gain (you may need to adjust your input signal amplitude one more to ensure linear behavior). Does this math your predition as well? At really low frequenies, the gain rolls off. Why is this? At high frequenies, the gain diminishes as well. What auses this derease? 2) Build the Wilson urrent soure disussed in this lab, using the referene resistor value you alulated in the prelab. Determine the urrent through this resistor (it may differ from 1 ma depending on the V be values of the transistors), and then measure the output urrent (use a DVM with several digits auray). What is the perentage error? How does this ompare to the urrent soures of the previous lab? Based on the expression you determined for the error, determine a value for the β of the transistors. 3) Build the CMOS inverter. Step the input DC voltage from 0 to 5V, and reord the orresponding output voltage. At what voltage are the input and output equal. Why might this voltage not be exatly 2.5V, i.e., halfway between ground and the power supply? Change from the ground-to-5v system to a +/-2.5V system, and apply a square-wave input of 5V peak-to-peak. Observe the input and output waveform s on the osillosope, and ompare the two as you inrease the input frequeny.

Revision: April 18, E Main Suite D Pullman, WA (509) Voice and Fax

Revision: April 18, E Main Suite D Pullman, WA (509) Voice and Fax Lab 9: Steady-state sinusoidal response and phasors Revision: April 18, 2010 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voie and Fax Overview In this lab assignment, we will be onerned with the

More information

Fatih University Electrical and Electronics Engineering Department EEE Communications I EXPERIMENT 5 FM MODULATORS

Fatih University Electrical and Electronics Engineering Department EEE Communications I EXPERIMENT 5 FM MODULATORS Fatih University Eletrial and Eletronis Engineering epartent EEE 36 - Couniations I EXPERIMENT 5 FM MOULATORS 5. OBJECTIVES. Studying the operation and harateristis of a varator diode.. Understanding the

More information

Version of 7. , using 30 points from 5 rad/s to 5 krad/s. Paste your plot below. Remember to label your plot.

Version of 7. , using 30 points from 5 rad/s to 5 krad/s. Paste your plot below. Remember to label your plot. Version 1.2 1 of 7 Your Name Passive and Ative Filters Date ompleted PELAB MATLAB = 1000 s + 1000, using 30 points from 5 rad/s to 5 krad/s. Paste your plot below. emember to label your plot. 1. reate

More information

Portable Marx Generator for Microplasma Applications

Portable Marx Generator for Microplasma Applications J. Plasma Fusion Res. SERIES, Vol. 8 (2009) Portable Marx Generator for Miroplasma Appliations T. UENO*, T. SAKUGAWA**, M. AKIYAMA**, T. NAMIHIRA**, S. KATSUKI** and H. AKIYAMA** *Department of Eletrial

More information

Model Answer Electronics I. Final - Fall 2017 ECE201. MCQ Problems Total Q1 Q2 Q3 Q4

Model Answer Electronics I. Final - Fall 2017 ECE201. MCQ Problems Total Q1 Q2 Q3 Q4 Model Answer Course name: Eletronis I Exam number: Final - Fall 2017 Course Code: ECE201 Exam Date: Jan 2018 Leturer: Dr. Ahmed ElShafee Time Allowed: 120 minutes ID:... Name:.... MCQ Problems Total Q1

More information

Experiment 5 Single-Stage MOS Amplifiers

Experiment 5 Single-Stage MOS Amplifiers Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We

More information

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS Experiment 9- Single Stage Amplifiers with Passive oads - MOS D. Yee,.T. Yeung, M. Yang, S.M. Mehta, and R.T. Howe UC Berkeley EE 105 1.0 Objective This is the second part of the single stage amplifier

More information

Notes on Experiment #11. You should be able to finish this experiment very quickly.

Notes on Experiment #11. You should be able to finish this experiment very quickly. Notes on Experiment #11 You should be able to finish this experiment very quikly. This week we will do experiment 11 almost A I. Your data will be the graphial images on the display of the sope. o, BRING

More information

Laboratory Experiment 8 EE348L. Spring 2005

Laboratory Experiment 8 EE348L. Spring 2005 Laboratory Experiment 8 EE348L Spring 2005 B. Madhavan Spring 2005 B. Madhavan Page 1 of 1 EE348L, Spring 2005 B. Madhavan - 2 of 2- EE348L, Spring 2005 Table of Contents 8 Experiment #8: Introduction

More information

Application of TEM horn antenna in radiating NEMP simulator

Application of TEM horn antenna in radiating NEMP simulator Journal of Physis: Conferene Series Appliation of TEM horn antenna in radiating NEMP simulator To ite this artile: Yun Wang et al 013 J. Phys.: Conf. Ser. 418 010 View the artile online for updates and

More information

and division (stretch).

and division (stretch). Filterg AC signals Topi areas Eletrial and eletroni engeerg: AC Theory. Resistane, reatane and impedane. Potential divider an AC iruit. Low pass and high pass filters. Mathematis: etor addition. Trigonometry.

More information

Co-Siting Criteria for Wind Turbine Generators and Transmitter Antennas

Co-Siting Criteria for Wind Turbine Generators and Transmitter Antennas CONFTELE '99 ISBN 972-98115-0-4 Pro. CONFTELE 1999 - II Conf. de Teleomuniações, Sesimbra, Portugal, 466-470, Abr 1999 1 Co-Siting Criteria for Wind Turbine Generators and Transmitter Antennas Carlos Salema,

More information

Micro-Piezoelectric Head Technology of Color Inkjet Printer

Micro-Piezoelectric Head Technology of Color Inkjet Printer DPP2: International Conferene on Digital Prodution Printing and Industrial Appliations Miro-Piezoeletri Head Tehnology of Color Inkjet Printer Takao Mimura & Shinri Sakai SEIKO EPSON Corporation Shiojiri-shi,

More information

Experiment 8 Frequency Response

Experiment 8 Frequency Response Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will

More information

Linear analysis limitations

Linear analysis limitations RF power amplifier he final stage (output stage) allows delivering power needed by devies suh as speakers, antennas, et he output signal shows high dynami both in voltage and in urrent, so overing a great

More information

ECE 3600 Direct Current (DC) Motors A Stolp 12/5/15

ECE 3600 Direct Current (DC) Motors A Stolp 12/5/15 rmature he rotating part (rotor) Field (Exitation) ECE 3600 Diret Current (DC) Motors Stolp 1/5/15 Provided by the stationary part of the motor (Stator) Permanent Magnet Winding Separately exited Parallel

More information

Investigate index notation and represent whole numbers as products of powers of prime numbers (ACMNA149) a) 36 b) 100 c) 196 d) 441

Investigate index notation and represent whole numbers as products of powers of prime numbers (ACMNA149) a) 36 b) 100 c) 196 d) 441 Teaher Notes 7 8 9 10 11 12 Aim TI-Nspire CAS Investigation Student 120min The number 12 has six fators: 1, 2, 3, 4, 6 and 12. The number 36 has more fators. Whih number would have the greatest number

More information

Capacitor Voltage Control in a Cascaded Multilevel Inverter as a Static Var Generator

Capacitor Voltage Control in a Cascaded Multilevel Inverter as a Static Var Generator Capaitor Voltage Control in a Casaded Multilevel Inverter as a Stati Var Generator M. Li,J.N.Chiasson,L.M.Tolbert The University of Tennessee, ECE Department, Knoxville, USA Abstrat The widespread use

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2018 Contents Objective:...2 Discussion:...2 Components Needed:...2 Part 1 Voltage Controlled Amplifier...2 Part 2 A Nonlinear Application...3

More information

The Design and Analysis of Non-Uniform Down-Sized Differential Distributed Amplifiers

The Design and Analysis of Non-Uniform Down-Sized Differential Distributed Amplifiers The Desin and Analysis of Non-Uniform Down-Sized Differential Distributed Amplifiers Ahmad Yazdi and ayam Heydari Department of EECS University of California, Irvine Irvine, CA 9697-65 Abstrat In this

More information

DSP First Lab 05: FM Synthesis for Musical Instruments - Bells and Clarinets

DSP First Lab 05: FM Synthesis for Musical Instruments - Bells and Clarinets DSP First Lab 05: FM Synthesis for Musial Instruments - Bells and Clarinets Pre-Lab and Warm-Up: You should read at least the Pre-Lab and Warm-up setions of this lab assignment and go over all exerises

More information

Average Current Mode Interleaved PFC Control

Average Current Mode Interleaved PFC Control Freesale Semiondutor, n. oument Number: AN557 Appliation Note ev. 0, 0/06 Average Current Mode nterleaved PFC Control heory of operation and the Control oops design By: Petr Frgal. ntrodution Power Fator

More information

III. DESIGN OF CIRCUIT COMPONENTS

III. DESIGN OF CIRCUIT COMPONENTS ISSN: 77-3754 ISO 900:008 ertified Volume, Issue 5, November 0 Design and Analysis of a MOS 0.7V ow Noise Amplifier for GPS Band Najeemulla Baig, handu DS, 3 Satyanarayana hanagala, 4 B.Satish,3 Assoiate

More information

A High Frequency Battery Model for Current Ripple Analysis

A High Frequency Battery Model for Current Ripple Analysis A High Frequeny Battery Model for Current Ripple Analysis Jin Wang* Ke Zou Departent of Eletrial and Coputer Engineering The Ohio State University Colubus, OH, USA *Wang@ee.osu.edu Chinghi Chen* Lihua

More information

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 2, FEBRUARY

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 2, FEBRUARY IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 2, FEBRUARY 2004 195 A Global Interonnet Optimization Sheme for Nanometer Sale VLSI With Impliations for Lateny, Bandwidth, and Power Dissipation Man

More information

Objectives. Presentation Outline. Digital Modulation Lecture 04

Objectives. Presentation Outline. Digital Modulation Lecture 04 Digital Modulation Leture 04 Filters Digital Modulation Tehniques Rihard Harris Objetives To be able to disuss the purpose of filtering and determine the properties of well known filters. You will be able

More information

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits In this lab, we will be looking at ac signals with MOSFET circuits and digital electronics. The experiments will be performed

More information

Introduction to Analog And Digital Communications

Introduction to Analog And Digital Communications Introdution to Analog And Digital Communiations Seond Edition Simon Haykin, Mihael Moher Chapter 9 Noise in Analog Communiations 9.1 Noise in Communiation Systems 9. Signal-to-Noise Ratios 9.3 Band-Pass

More information

Experiment 6: Biasing Circuitry

Experiment 6: Biasing Circuitry 1 Objective UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE105 Lab Experiments Experiment 6: Biasing Circuitry Setting up a biasing

More information

EE (082) Chapter IV: Angle Modulation Lecture 21 Dr. Wajih Abu-Al-Saud

EE (082) Chapter IV: Angle Modulation Lecture 21 Dr. Wajih Abu-Al-Saud EE 70- (08) Chapter IV: Angle Modulation Leture Dr. Wajih Abu-Al-Saud Effet of Non Linearity on AM and FM signals Sometimes, the modulated signal after transmission gets distorted due to non linearities

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...

More information

ACTIVE VIBRATION CONTROL OF AN INTERMEDIATE MASS: VIBRATION ISOLATION IN SHIPS

ACTIVE VIBRATION CONTROL OF AN INTERMEDIATE MASS: VIBRATION ISOLATION IN SHIPS ACTIVE VIBRATION CONTROL OF AN INTERMEDIATE MASS: VIBRATION ISOLATION IN SHIPS Xun Li, Ben S. Cazzolato and Colin H. Hansen Shool of Mehanial Engineering, University of Adelaide Adelaide SA 5005, Australia.

More information

Figure 4.11: Double conversion FM receiver

Figure 4.11: Double conversion FM receiver 74 4.8 FM Reeivers FM reeivers, like their AM ounterparts, are superheterodyne reeivers. Figure 4.11 shows a simplified blok diagram for a double onversion superheterodyne FM reeiver Figure 4.11: Double

More information

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits Objective This experiment is designed for students to get familiar with the basic properties

More information

REET Energy Conversion. 1 Electric Power System. Electric Power Systems

REET Energy Conversion. 1 Electric Power System. Electric Power Systems REET 2020 Energy Conversion 1 Eletri Power System Eletri Power Systems An Eletri Power System is a omplex network of eletrial omponents used to reliably generate, transmit and distribute eletri energy

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model Week 9a OUTLINE MOSFET I vs. V GS characteristic Circuit models for the MOSFET resistive switch model small-signal model Reading Rabaey et al.: Chapter 3.3.2 Hambley: Chapter 12 (through 12.5); Section

More information

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7 Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.

More information

MULTI-FREQUENCY EDDY CURRENT TESTING OF FERROMAGNETIC WELDS

MULTI-FREQUENCY EDDY CURRENT TESTING OF FERROMAGNETIC WELDS U-FQUCY DDY CU SG OF FOGC WDS ODUCO C. W. Gilstad,. F. Dersh and. Deale David aylor esearh Center etals and Welding Division nnapolis D, 2142-567 Single frequeny phase analysis eddy urrent tehniques have

More information

Hierarchical Extreme-Voltage Stress Test of Analog CMOS ICs for Gate-Oxide Reliability Enhancement*

Hierarchical Extreme-Voltage Stress Test of Analog CMOS ICs for Gate-Oxide Reliability Enhancement* Hierarhial Extreme-Voltage Stress Test of Analog MOS Is for Gate-Oxide Reliability Enhanement* hin-long Wey Department of Eletrial Engineering National entral University hung-li, Taiwan lway@ee.nu.edu.tw

More information

LECTURE 6 ASSOCIATED OUTPUT AND INPUT FILTER AC WAVEFORMS CAUSED BY SWITCHING

LECTURE 6 ASSOCIATED OUTPUT AND INPUT FILTER AC WAVEFORMS CAUSED BY SWITCHING 1 LETURE 6 ASSOIATED OUTPUT AND INPUT FILTER A WAVEFORMS AUSED BY SWITHING I. SELETING INDUTOR AND APAITOR VALUES TO MEET RIPPLE SPEIFIATIONS FOR A GIVEN DUTY YLE - L(D) & (D) L a. L(D) FOR SPEIFIED i

More information

Considering Capacitive Component in the Current of the CSCT Compensator

Considering Capacitive Component in the Current of the CSCT Compensator Proeedings of the World Congress on Engineering and Computer Siene 8 WCECS 8, Otober - 4, 8, San Franiso, SA Considering Capaitive Component in the Current of the CSCT Compensator Mohammad Tavakoli Bina,

More information

Finite-States Model Predictive Control with Increased Prediction Horizon for a 7-Level Cascade H-Bridge Multilevel STATCOM

Finite-States Model Predictive Control with Increased Prediction Horizon for a 7-Level Cascade H-Bridge Multilevel STATCOM Proeedings of The 2th World Multi-Conferene on Systemis, Cybernetis and Informatis (WMSCI 216) Finite-States Model Preditive Control with Inreased Predition Horizon for a 7-Level Casade H-Bridge Multilevel

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER

ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER Hand Analysis P1. Determine the DC bias for the BJT Common Emitter Amplifier circuit of Figure 61 (in this lab) including the voltages V B, V C and V

More information

Experiment 6: Biasing Circuitry

Experiment 6: Biasing Circuitry 1 Objective UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE105 Lab Experiments Experiment 6: Biasing Circuitry Setting up a biasing

More information

A compact dual-band bandpass filter using triple-mode stub-loaded resonators and outer-folding open-loop resonators

A compact dual-band bandpass filter using triple-mode stub-loaded resonators and outer-folding open-loop resonators Indian Journal of Engineering & Materials Sienes Vol. 24, February 2017, pp. 13-17 A ompat dual-band bandpass filter using triple-mode stub-loaded resonators and outer-folding open-loop resonators Ming-Qing

More information

Effect of orientation and size of silicon single crystal to Electro-Ultrasonic Spectroscopy

Effect of orientation and size of silicon single crystal to Electro-Ultrasonic Spectroscopy Effet of orientation and size of silion single rystal to Eletro-Ultrasoni Spetrosopy Mingu KANG 1, Byeong-Eog JUN 1, Young H. KIM 1 1 Korea Siene Aademy of KAIST, Korea Phone: +8 51 606 19, Fax: +8 51

More information

5.25Chapter V Problem Set

5.25Chapter V Problem Set 5.25Chapter V Problem Set P5.1 Analyze the circuits in Fig. P5.1 and determine the base, collector, and emitter currents of the BJTs as well as the voltages at the base, collector, and emitter terminals.

More information

Dispersion and Dispersion Slope Compensation of an Optical Delay Line Filter (DLF) based on Mach-Zehnder Interferometers

Dispersion and Dispersion Slope Compensation of an Optical Delay Line Filter (DLF) based on Mach-Zehnder Interferometers Dispersion and Dispersion Slope Compensation of an Optial Delay Line Filter (DLF) based on Mah-Zehnder Interferometers P.Pavithra 1, K.Karthika 2 1,2 Department of Eletronis and Communiation Engineering,

More information

EECE2412 Final Exam. with Solutions

EECE2412 Final Exam. with Solutions EECE2412 Final Exam with Solutions Prof. Charles A. DiMarzio Department of Electrical and Computer Engineering Northeastern University Fall Semester 2010 My file 11480/exams/final General Instructions:

More information

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors We are IntehOpen, the world s leading publisher of Open Aess boos Built by sientists, for sientists 3,5 8,.7 M Open aess boos available International authors and editors Downloads Our authors are among

More information

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body

More information

EE 464 Band-Pass Sampling Example Fall 2018

EE 464 Band-Pass Sampling Example Fall 2018 EE 464 Band-Pass Sampling Example Fall 2018 Summary This example demonstrates the use of band-pass sampling. First, a band-pass signal is onstruted as a osine modulated speeh signal. This is a double sideband

More information

EE105 Fall 2015 Microelectronic Devices and Circuits

EE105 Fall 2015 Microelectronic Devices and Circuits EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of

More information

6.012 Microelectronic Devices and Circuits

6.012 Microelectronic Devices and Circuits Page 1 of 13 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Microelectronic Devices and Circuits Final Eam Closed Book: Formula sheet provided;

More information

Bipolar Junction Transistor

Bipolar Junction Transistor ESE 211 / Spring 2011 / Lecture 10 Bipolar Junction Transistor Let us first consider general transconductance amplifier loaded with short circuit Transconductance Obviously, power supplies are needed for

More information

GAPPED ALTERNATE PHASED OPPOSITE DISPOSITION- PULSE WIDTH MODULATION CONTROL FOR MULTILEVEL INVERTERS

GAPPED ALTERNATE PHASED OPPOSITE DISPOSITION- PULSE WIDTH MODULATION CONTROL FOR MULTILEVEL INVERTERS VOL. 9, NO. 4, APRIL 014 ISSN 1819-6608 006-014 Asian Researh Publishing Network (ARPN). All rights reserved. GAPPED ALTERNATE PHASED OPPOSITE DISPOSITION- PULSE WIDTH MODULATION CONTROL FOR MULTILEVEL

More information

ECE4902 C Lab 7

ECE4902 C Lab 7 ECE902 C2012 - Lab MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important topology

More information

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences. UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown

More information

Texas Instruments Analog Design Contest

Texas Instruments Analog Design Contest Texas Instruments Analog Design Contest Oregon State University Group 23 DL Paul Filithkin, Kevin Kemper, Mohsen Nasroullahi 1. Written desription of the projet Imagine a situation where a roboti limb

More information

Chapter 3 Amplitude Modulation. Wireless Information Transmission System Lab. Institute of Communications Engineering National Sun Yat-sen University

Chapter 3 Amplitude Modulation. Wireless Information Transmission System Lab. Institute of Communications Engineering National Sun Yat-sen University Chapter 3 Amplitude Modulation Wireless Information Transmission System Lab. Institute of Communiations Engineering National Sun Yat-sen University Outline 3.1 Introdution 3.2 Amplitude Modulation 3.3

More information

Module 5 Carrier Modulation. Version 2 ECE IIT, Kharagpur

Module 5 Carrier Modulation. Version 2 ECE IIT, Kharagpur Module 5 Carrier Modulation Version ECE II, Kharagpur Lesson 5 Quaternary Phase Shift Keying (QPSK) Modulation Version ECE II, Kharagpur After reading this lesson, you will learn about Quaternary Phase

More information

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage? Exam 2 Name: Score /90 Question 1 Short Takes 1 point each unless noted otherwise. 1. Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-Low-Power On-Chip Applications

Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-Low-Power On-Chip Applications Voltage Salable Swithed Capaitor DC-DC Converter for Ultra-ow-Power On-Chip Appliations Yogesh K. amadass and Anantha P. Chandrakasan Mirosystems Tehnology aboratory Massahusetts Institute of Tehnology

More information

The influence of source impedance on charge amplifiers

The influence of source impedance on charge amplifiers ACTA IMEKO Deember 13, Volume, Number, 56 6 www.imeko.org The influene of soure impedane on harge amplifiers Henrik Volkers, Thomas Bruns Physikalish-Tehnishe Bundesanstalt, Bundesallee 1, 38116 Braunshweig,

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

Lab 3: BJT Digital Switch

Lab 3: BJT Digital Switch Lab 3: BJT Digital Switch Objectives The purpose of this lab is to acquaint you with the basic operation of bipolar junction transistor (BJT) and to demonstrate its functionality in digital switching circuits.

More information

A Digitally Controlled Oscillator for ADPLL Application. Wu Xiulong, Wang Faniu, Lin Zhiting, and Chen Junning

A Digitally Controlled Oscillator for ADPLL Application. Wu Xiulong, Wang Faniu, Lin Zhiting, and Chen Junning pplied Mehanis and Materials Online: 22--29 ISSN: 662-7482, Vols. 229-23, pp 55-58 doi:.428/www.sientifi.net/mm.229-23.55 22 Trans Teh ubliations, Switzerland Digitally Controlled Osillator for DLL ppliation

More information

New Approach in Gate-Level Glitch Modelling *

New Approach in Gate-Level Glitch Modelling * New Approah in Gate-Level Glith Modelling * Dirk Rae Wolfgang Neel Carl von Ossietzky University Oldenurg OFFIS FB 1 Department of Computer Siene Esherweg 2 D-26111 Oldenurg, Germany D-26121 Oldenurg,

More information

+,*+)5(48(1&</803('3$5$0(7(502'(/)25$&02725:,1',1*6

+,*+)5(48(1&</803('3$5$0(7(502'(/)25$&02725:,1',1*6 ,*)(48(&/83('3$$(7('(/)$&7:,',*6 G. Grandi *, D. Casadei *, A. Massarini ** * Dept. of Eletrial Engineering, viale Risorgimento, 436, Bologna - Italy ** Dept. of Engineering Sienes, via Campi, 3/B, 4,

More information

Homework Assignment 12

Homework Assignment 12 Homework Assignment 12 Question 1 Shown the is Bode plot of the magnitude of the gain transfer function of a constant GBP amplifier. By how much will the amplifier delay a sine wave with the following

More information

UNIVERSITY OF PENNSYLVANIA EE 206

UNIVERSITY OF PENNSYLVANIA EE 206 UNIVERSITY OF PENNSYLVANIA EE 206 TRANSISTOR BIASING CIRCUITS Introduction: One of the most critical considerations in the design of transistor amplifier stages is the ability of the circuit to maintain

More information

SAMPLE FINAL EXAMINATION FALL TERM

SAMPLE FINAL EXAMINATION FALL TERM ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

Well we know that the battery Vcc must be 9V, so that is taken care of.

Well we know that the battery Vcc must be 9V, so that is taken care of. HW 4 For the following problems assume a 9Volt battery available. 1. (50 points, BJT CE design) a) Design a common emitter amplifier using a 2N3904 transistor for a voltage gain of Av=-10 with the collector

More information

EXPERIMENT 12: SIMULATION STUDY OF DIFFERENT BIASING CIRCUITS USING NPN BJT

EXPERIMENT 12: SIMULATION STUDY OF DIFFERENT BIASING CIRCUITS USING NPN BJT EXPERIMENT 12: SIMULATION STUDY OF DIFFERENT BIASING CIRCUITS USING NPN BJT AIM: 1) To study different BJT DC biasing circuits 2) To design voltage divider bias circuit using NPN BJT SOFTWARE TOOL: PC

More information

Enhancing System-Wide Power Integrity in 3D ICs with Power Gating

Enhancing System-Wide Power Integrity in 3D ICs with Power Gating Enhaning System-Wide Power Integrity in 3D ICs with Power Gating Hailang Wang and Emre Salman Department of Eletrial and Computer Engineering, Stony Brook University, Stony Brook, NY 794 USA E-mail: {hailang.wang,

More information

General Analytical Model for Inductive Power Transfer System with EMF Canceling Coils

General Analytical Model for Inductive Power Transfer System with EMF Canceling Coils General Analytial odel for Indutive Power Transfer System with EF Caneling Coils Keita Furukawa, Keisuke Kusaka, and Jun-ihi Itoh Department of Eletrial Engineering, Nagaoka University of Tehnology, NUT

More information

UNIT 3: FIELD EFFECT TRANSISTORS

UNIT 3: FIELD EFFECT TRANSISTORS FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are

More information

Homework Assignment 06

Homework Assignment 06 Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,

More information

EE4902 C Lab 7

EE4902 C Lab 7 EE4902 C2007 - Lab 7 MOSFET Differential Amplifier Resistive Load Active Load PURPOSE: The primary purpose of this lab is to measure the performance of the differential amplifier. This is an important

More information

Electronic Circuits Laboratory EE462G Lab #8. BJT Common Emitter Amplifier

Electronic Circuits Laboratory EE462G Lab #8. BJT Common Emitter Amplifier lectronic ircuits Laboratory 46G Lab #8 JT ommon mitter Amplifier npn ipolar Junction Transistor JT in a common-emitter configuration ase ollector V _ n p n V _ mitter For most applications the JT is operated

More information

CHAPTER 3 BER EVALUATION OF IEEE COMPLIANT WSN

CHAPTER 3 BER EVALUATION OF IEEE COMPLIANT WSN CHAPTER 3 EVALUATIO OF IEEE 8.5.4 COMPLIAT WS 3. OVERVIEW Appliations of Wireless Sensor etworks (WSs) require long system lifetime, and effiient energy usage ([75], [76], [7]). Moreover, appliations an

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

A Fundamental Limit on Antenna Gain for Electrically Small Antennas

A Fundamental Limit on Antenna Gain for Electrically Small Antennas I 8 Sarnoff Symposium A Fundamental Limit on Antenna ain for letrially Small Antennas Andrew J. Compston, James D. Fluhler, and ans. Shantz Abstrat A fundamental limit on an antenna s gain is derived and

More information

Chapter 8. Field Effect Transistor

Chapter 8. Field Effect Transistor Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There

More information

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Page1 Name ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016) Problem 1 (15 points) You are given an NMOS amplifier with drain load resistor R D = 20 k. The DC voltage (V RD

More information

Page 1 of 7. Power_AmpFal17 11/7/ :14

Page 1 of 7. Power_AmpFal17 11/7/ :14 ECE 3274 Power Amplifier Project (Push Pull) Richard Cooper 1. Objective This project will introduce two common power amplifier topologies, and also illustrate the difference between a Class-B and a Class-AB

More information

Link-Level Analysis of Downlink Handover Regions in UMTS

Link-Level Analysis of Downlink Handover Regions in UMTS Link-Level Analysis of Downlink Handover Regions in UMTS Atta Ul Quddus, Xinjie Yang and Rahim Tafazolli, Member, IEEE Abstrat This paper investigates the downlink handover (soft/softer/hard) performane

More information

Prediction Method for Channel Quality Indicator in LEO mobile Satellite Communications

Prediction Method for Channel Quality Indicator in LEO mobile Satellite Communications Predition Method for Channel Quality Indiator in LEO mobile Satellite Communiations Yadan Zheng *, Mingke Dong *, Wei Zheng *, Ye Jin *, Jianjun Wu * * Institution of Advaned Communiations, Peking University,

More information

RF Link Budget Calculator Manual

RF Link Budget Calculator Manual RF Link Budget Calulator Manual Author Ivo van Ling for www.vanling.net Software Release RF Link Distane Calulator, Version 1.00, Dated 4 January 2010 Manual Version 1.00 Date 19-01-2010 Page: 1(8) Contents

More information

Prelab 10: Differential Amplifiers

Prelab 10: Differential Amplifiers Name: Lab Section: Prelab 10: Differential Amplifiers For this lab, assume all NPN transistors are identical 2N3904 BJTs and all PNP transistors are identical 2N3906 BJTs. Component I S (A) V A (V) 2N3904

More information

Experiment 8 - Single Stage Amplifiers with Passive Loads - BJT

Experiment 8 - Single Stage Amplifiers with Passive Loads - BJT Experiment 8 - Single Stage Amplifiers with Passie Loads - BJT D. Yee, W.T. Yeung, C. Hsiung, S.M. Mehta, and R.T. Howe UC Berkeley EE 105 1.0 Objectie A typical integrated circuit contains a large number

More information

Experiment #6 MOSFET Dynamic circuits

Experiment #6 MOSFET Dynamic circuits Experiment #6 MOSFET Dynamic circuits Jonathan Roderick Introduction: This experiment will build upon the concepts that were presented in the previous lab and introduce dynamic circuits using MOSFETS.

More information

Generating 4-Level and Multitone FSK Using a Quadrature Modulator

Generating 4-Level and Multitone FSK Using a Quadrature Modulator Generating 4-Level and Multitone FSK Using a Quadrature Modulator Page 1 of 9 Generating 4-Level and Multitone FSK Using a Quadrature Modulator by In a reent olumn (lik on the Arhives botton at the top

More information

ECEN 325 Lab 11: MOSFET Amplifier Configurations

ECEN 325 Lab 11: MOSFET Amplifier Configurations ECEN 325 Lab : MOFET Amplifier Configurations Objective The purpose of this lab is to examine the properties of the MO amplifier configurations. C operating point, voltage gain, and input and output impedances

More information

An Adaptive Distance-Based Location Update Algorithm for PCS Networks

An Adaptive Distance-Based Location Update Algorithm for PCS Networks An Adaptive Distane-Based Loation Update Algorithm for PCS Networks Abstrat - In this paper, we propose a stohasti model to ompute the optimal update boundary for the distane-based loation update algorithm.

More information

ECE315 / ECE515 Lecture 7 Date:

ECE315 / ECE515 Lecture 7 Date: Lecture 7 ate: 01.09.2016 CG Amplifier Examples Biasing in MOS Amplifier Circuits Common Gate (CG) Amplifier CG Amplifier- nput is applied at the Source and the output is sensed at the rain. The Gate terminal

More information