Meghan van Wouw ( Christo Janse van Rensburg ( Blessing Buthelezi (

Size: px
Start display at page:

Download "Meghan van Wouw ( Christo Janse van Rensburg ( Blessing Buthelezi ("

Transcription

1 Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Finale Eksamen Kopiereg voorbehou Analoogelektronika ENE Junie 2010 Toetsinligting / Test information: Department of Electrical, Electronic and Computer Engineering Final Examination Copyright reserved Analogue Electronics ENE June 2010 Maksimum punte / Maximum marks: 100 Volpunte / Full marks: 100 Duur van vraestel: Duration of paper: 180 minute 180 minutes Eksamineringsbeplanning: n Addisionele 10 minute sal aan die begin van die eksaminering beskikbaar gestel word. Gedurende hierdie tydperk mag kandidate nie op die antwoordstelle skryf nie. Test planning: An additional 10 minutes will be availed at the start of the examination. During this period, candidates may not make any markings on the answer scripts. Oopboek / toeboek: Open / closed book: Oop (Enige materiaal) Open (Any material) Geen toestel met n kommunikasiepoort (van enige aard) word toegelaat nie. Any device with a communication port (of whatsoever kind) may not be used. BELANGRIK- IMPORTANT 1. Die eksamenregulasies van die Universiteit van Pretoria geld. The test & examination regulations of the University of Pretoria apply. 2. Vrae moet in onuitwisbare ink beantwoord word. Geen antwoorde wat in potlood geskryf is sal gemerk word nie. Questions must be answered in indelible ink. Answers in pencil will not be marked. 3. Beantwoord al die vrae en skryf u antwoorde in u Antwoordboek neer. Geen vrae mag op die vraestel beantwoord word nie. Answer all the questions and write the answers in the supplied Answer Book. No questions are to be answered on the Question Paper. 4. Toon alle berekeninge waar van toepassing. Geen punte sal toegeken word vir korrekte antwoorde sonder berekeninge om dit te staaf nie. Show all calculations where applicable. No marks will be given for correct answers without calculations/reasoning to support them. 5. Gebruik duidelik geregverdigde & kundige Ingenieursbenaderings (en/of aannames) waar/indien van toepassing. Use clearly justified & educated Engineering approximations (and/or stated assumptions) where/as appropriate. Dosent: Lecturer: Dr Saurabh Sinha ( ssinha@ieee.org) Eksterne Eksaminator: External examiner: Johan Schoeman ( johan.schoeman@eng.up.ac.za) Vertaler (Engels Afrikaans): Translator (English Afrikaans): Antonie Alberts ( ac.alberts@ieee.org) Beoordeelaar (Vraag 1) Evaluator (Question 1) Beoordeelaar (Vraag 2) Evaluator (Question 2) Beoordeelaar (Vraag 3) Evaluator (Question 3) Beoordeelaar (Vraag 4) Evaluator (Question 4) Beoordeelaar (Vraag 5) Evaluator (Question 5) Beoordeelaar (Vraag 6) Evaluator (Question 6) Meghan van Wouw ( meghanvanwouw@gmail.com) Christo Janse van Rensburg ( christojvr@ieee.org) Blessing Buthelezi ( blessing.buthelezi@gmail.com) Richard Balson ( richard.balson@gmail.com) Antonie Alberts ( ac.alberts@ieee.org) Johan Venter ( johan.venter@tuks.co.za) Groephoof: Ek bevestig dat die vraestel die uitkomstes toets soos gespesifiseer in die studiehandleiding. Group head: I confirm that the question paper evaluates the outcomes as specified in the study guide. Groephoof: Group Head (Acting): Dr Saurabh Sinha Handtekening: Signature: Totale aantal bladsye (hierdie blad ingesluit) / Total number of pages (including this page): 10

2 Study Theme Notional hours % (Exam) Question(s) 1: Introduction to amplifier circuits : Bipolar transistor amplifiers : Field effect transistor amplifiers : Differential and multistage amplifiers : Amplifier frequency response ; 4 6: Feedback : Output stages and power amplifiers % 100 marks AFRIKAANS AGTER OP 2

3 Question 1 [11] 1.1 Determine the output voltage, v O, of the 4 bit weighted resistor digital to analogue converter [2] if the input signal is 0110, and [2] if the input signal changes to For this problem, assume R F = 10 kω. v o 1.2 [4] The figure below shows a phototransistor that converts light intensity into an output current. The transistor must be biased as shown. The transistor output versus input characteristics are shown. Light intensity Design the current to voltage converter shown below (choose values for R F and V E ) to produce an output voltage between 0 and 8 V for an input light intensity between 0 and 20 mw/cm 2. Power supplies of ±10 V are available. v o V E AFRIKAANS AGTER OP 3

4 1.3.1 [2] The circuit shown below is an analogue voltmeter in which the meter reading is directly proportional to the input voltage, v I. Design the circuit (choose a value for R) such that a 1 ma fullscale reading corresponds to v I = 10 V. Resistance, R 2 corresponds to the meter resistance, and R 1 corresponds to the source resistance. v o [1] Does the value of the source resistance, R 1, influence the design of the analogue voltmeter shown above? AFRIKAANS AGTER OP 4

5 Question 2 [25] Consider the amplifier shown below. V SS r in v o Power supplies: V DD = 3 V and V SS = 3 V V DD r out The PMOS transistor parameters: V TP = ½ V. K P = ½ μ p C ox (W/L) = 0.8 ma/v 2 and λ = 0.01 /V C gs = 2.5 pf C gd = 0.5 pf C ds = 0.1 pf The load resistor, R L = 2 kω. 2.1 [6] Design (choose values for R S and R D ) the circuit such that I D = ¼ ma and V SD = 1.5 V. Using appendix A, choose standard (5 %) resistors. 2.2 [3] Determine the small signal gain, A v = v o /v i. Express the gain in db. 2.3 Determine the values of the small signal resistances: [1]r in [2] r out 2.4 [1] Determine the total dc power delivered by the voltage sources, V SS and V DD. 2.5 [1] Determine the dc power dissipated by the transistor, P Q. 2.6 Assume C S = 47 µf and C C1 = C C2 = 10 µf [3] Determine the high frequency cut off for the circuit, f H [4]Determine the low frequency cut off for the circuit, f L [4] Sketch the Bode magnitude and phase plot. AFRIKAANS AGTER OP 5

6 Question 3 [6] Consider the differential amplifier shown below. Transistor parameters are V TN = 0.8 V, K n = 0.4 ma/v 2, and λ = 0 Assume the transistors are matched. 3.1 [4] Design (choose R D ) the differential amplifier such that v O = v D1 v D2 = 1 V, when v 1 = 50 mv and v 2 = 50 mv. 3.2 [2] Determine the maximum common mode input voltage, v i,cm. AFRIKAANS AGTER OP 6

7 Question 4 [10] 4.1 [4] Design the active filter in the figure shown below such that the input resistance, r in is 20 kω, the low frequency gain is 15, and the 3 db frequency is 5 khz. Assume an ideal operational amplifier. r in v o 4.2 [6] Sketch the Bode magnitude and phase plot. AFRIKAANS AGTER OP 7

8 Question 5 [34] 5.1 Consider the series shunt feedback circuit below. r o,fb r i,fb v o Transistor parameters: h fe = 120, V BE(on) = 0.7 V and V A [9] Determine the dc operating currents (I C ) for the three transistors Q 1, Q 2, and Q [6] Determine the ac small signal parameters (r π and g m ) for the three transistors Q 1, Q 2, and Q [4] Determine the open loop gain, A vo [3] Determine the feedback factor, β [1] Determine the amount of feedback, 1 + A vo β [2] Determine the closed loop small signal voltage gain, A vfb = v o /v i [2] Determine the input resistance of the closed loop feedback configuration, r i,fb [2] Determine the output resistance of the closed loop feedback configuration, r o,fb. 5.2 [5] A feedback amplifier has a low frequency open loop gain of 4000 and three poles, f P1 = 400 khz, f P2 = 4 MHz and f P3 = 40 MHz. A dominant pole is to be inserted such that the phase margin is 60. Assuming the original poles remain fixed, determine the dominant pole frequency. AFRIKAANS AGTER OP 8

9 Question 6 [14] 6.1 Consider the ideal class B output stage shown below. v o The output stage is to deliver 50 W of average power to a 24 Ω load for a symmetrical input sine wave. Assume the supply voltages for ±n volts, where n is an integer [3] The power supply voltages are to be at least 3 V greater than the maximum output voltage. Determine the power supply voltages [2] Determine the peak current in each device [2] Determine the efficiency of the amplifier. 6.2 A particular transistor is rated for a maximum power dissipation of 60 W if the case temperature is 25 C. Above 25 C, the allowed power dissipation is reduced by 0.5 W/ C [3] Sketch the power derating curve [2] Determine the maximum allowed junction temperature [2] Determine the thermal resistance, Θ dev air (in C/W). AFRIKAANS AGTER OP 9

10 Appendix A AFRIKAANS AGTER OP 10

11 Studentenommer / Student Number Volle Voorname / Full Name QUESTION/VRAAG 1 v o/u [2] [2] Beoordelaar 1 (Vraag 1) Evaluator 1 (Question 1) Meghan van Wouw ( meghanvanwouw@gmail.com)

12 1.2 v o V E [4] [2] [1] Beoordelaar 1 (Vraag 1) Evaluator 1 (Question 1) Meghan van Wouw ( meghanvanwouw@gmail.com) Total/Totaal: [11]

13 Studentenommer / Student Number Volle Voorname / Full Name QUESTION/VRAAG 2 r in r out 2.1 [6] Beoordelaar 2 (Vraag 2) Evaluator 2 (Question 2) Christo Janse van Rensburg ( christojvr@ieee.org)

14 2.2 [3] [1] [2] 2.4 [1] Beoordelaar 2 (Vraag 2) Evaluator 2 (Question 2) Christo Janse van Rensburg ( christojvr@ieee.org)

15 Studentenommer / Student Number Volle Voorname / Full Name 2.5 [1] [3] [4] Beoordelaar 2 (Vraag 2) Evaluator 2 (Question 2) Christo Janse van Rensburg ( christojvr@ieee.org)

16 2.6.3 Ajω ( ) db f L f H f [Hz] [2] A( jω) f L f H f [Hz] [2] Beoordelaar 2 (Vraag 2) Evaluator 2 (Question 2) Christo Janse van Rensburg ( christojvr@ieee.org) Total/Totaal: [25]

17 Studentenommer / Student Number Volle Voorname / Full Name QUESTION/VRAAG [4] Beoordelaar 3 (Vraag 3) Evaluator 3 (Question 3) Blessing Buthelezi ( Blessing.Buthelezi@gmail.com)

18 3.2 [2] Beoordelaar 3 (Vraag 3) Evaluator 3 (Question 3) Blessing Buthelezi ( Blessing.Buthelezi@gmail.com) Total/Totaal: [6]

19 Studentenommer / Student Number Volle Voorname / Full Name QUESTION/VRAAG 4 r in v o 4.1 [4] Beoordelaar 4 (Vraag 4) Evaluator 4 (Question 4) Richard Balson ( Richard.Balson@gmail.com)

20 4.2 Ajω ( ) db f L f H f [Hz] [3] A( jω) f L f H f [Hz] [3] Beoordelaar 4 (Vraag 4) Evaluator 4 (Question 4) Richard Balson ( Richard.Balson@gmail.com) Total/Totaal: [10]

21 Studentenommer / Student Number Volle Voorname / Full Name QUESTION/VRAAG 5 r o,fb r i,fb v o Beoordelaar 5 (Vraag 5) Evaluator 5 (Question 5) Antonie Alberts ( AC.Alberts@ieee.org)

22 [9] Beoordelaar 5 (Vraag 5) Evaluator 5 (Question 5) Antonie Alberts ( AC.Alberts@ieee.org)

23 Studentenommer / Student Number Volle Voorname / Full Name [6] Beoordelaar 5 (Vraag 5) Evaluator 5 (Question 5) Antonie Alberts ( AC.Alberts@ieee.org)

24 5.1.3 [4] [3] Beoordelaar 5 (Vraag 5) Evaluator 5 (Question 5) Antonie Alberts ( AC.Alberts@ieee.org)

25 Studentenommer / Student Number Volle Voorname / Full Name [1] [2] [2] [2] Beoordelaar 5 (Vraag 5) Evaluator 5 (Question 5) Antonie Alberts ( AC.Alberts@ieee.org)

26 5.2 [5] Beoordelaar 5 (Vraag 5) Evaluator 5 (Question 5) Antonie Alberts ( AC.Alberts@ieee.org) Total/Totaal: [34]

27 Studentenommer / Student Number Volle Voorname / Full Name QUESTION/VRAAG 6 v o/u [3] Beoordelaar 6 (Vraag 6) Evaluator 6 (Question 6) Johan Venter ( johan.venter@tuks.co.za)

28 6.1.2 [2] [2] Beoordelaar 6 (Vraag 6) Evaluator 6 (Question 6) Johan Venter ( johan.venter@tuks.co.za)

29 Studentenommer / Student Number Volle Voorname / Full Name [3] [2] Beoordelaar 6 (Vraag 6) Evaluator 6 (Question 6) Johan Venter ( johan.venter@tuks.co.za)

30 6.2.3 [2] Beoordelaar 6 (Vraag 6) Evaluator 6 (Question 6) Johan Venter ( johan.venter@tuks.co.za) Total/Totaal: [14]

Final Examination Copyright reserved. Finale Eksamen Kopiereg voorbehou. Analoogelektronika ENE Junie 2008

Final Examination Copyright reserved. Finale Eksamen Kopiereg voorbehou. Analoogelektronika ENE Junie 2008 Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Finale Eksamen Kopiereg voorbehou Analoogelektronika ENE310 12 Junie 2008 Department of Electrical, Electronic and Computer Engineering Final

More information

Final Examination Copyright reserved. Finale Eksamen Kopiereg voorbehou. Analogue Electronics ENE June 2007

Final Examination Copyright reserved. Finale Eksamen Kopiereg voorbehou. Analogue Electronics ENE June 2007 Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Department of Electrical, Electronic and Computer Engineering Finale Eksamen Kopiereg voorbehou Analoogelektronika ENE310 15 Junie 2007 Toetsinligting:

More information

Homework Assignment 12

Homework Assignment 12 Homework Assignment 12 Question 1 Shown the is Bode plot of the magnitude of the gain transfer function of a constant GBP amplifier. By how much will the amplifier delay a sine wave with the following

More information

UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS

UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS WTW 218 - CALCULUS EKSAMEN / EXAM PUNTE MARKS 2013-06-13 TYD / TIME:

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

Experiment 8 Frequency Response

Experiment 8 Frequency Response Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will

More information

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment 11 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7 Issued: Friday, Oct. 16, 2015 PROBLEM SET #7 Due (at 8 a.m.): Monday, Oct. 26, 2015, in the EE 140/240A HW box near 125 Cory. 1. A design error has resulted in a mismatch in the circuit of Fig. PS7-1.

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

FAKULTEIT INGENIEURSWESE FACULTY OF ENGINEERING. Volpunte: Full marks: Instruksies / Instructions

FAKULTEIT INGENIEURSWESE FACULTY OF ENGINEERING. Volpunte: Full marks: Instruksies / Instructions FAKULTEIT INGENIEURSWESE FACULTY OF ENGINEERING Elektrotegniek 143 Electrotechniques 143 Tydsduur: Duration Eksaminatore: Prof H C Reader Prof J B de Swardt Mnr AD le Roux 1.5 h 1 Beantwoord al die vrae.

More information

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier.

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier. Final Exam Name: Score /100 Question 1 Short Takes 1 point each unless noted otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth

More information

Analog Integrated Circuit Design Exercise 1

Analog Integrated Circuit Design Exercise 1 Analog Integrated Circuit Design Exercise 1 Integrated Electronic Systems Lab Prof. Dr.-Ing. Klaus Hofmann M.Sc. Katrin Hirmer, M.Sc. Sreekesh Lakshminarayanan Status: 21.10.2015 Pre-Assignments The lecture

More information

You will be asked to make the following statement and provide your signature on the top of your solutions.

You will be asked to make the following statement and provide your signature on the top of your solutions. 1 EE 435 Name Exam 1 Spring 216 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those

More information

Theory: The idea of this oscillator comes from the idea of positive feedback, which is described by Figure 6.1. Figure 6.1: Positive Feedback

Theory: The idea of this oscillator comes from the idea of positive feedback, which is described by Figure 6.1. Figure 6.1: Positive Feedback Name1 Name2 12/2/10 ESE 319 Lab 6: Colpitts Oscillator Introduction: This lab introduced the concept of feedback in combination with bipolar junction transistors. The goal of this lab was to first create

More information

Homework Assignment 10

Homework Assignment 10 Homework Assignment 10 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information

UNIVERSITY OF PRETORIA Department of Mechanical and Aeronautical Engineering MACHINE DESIGN MOW323

UNIVERSITY OF PRETORIA Department of Mechanical and Aeronautical Engineering MACHINE DESIGN MOW323 Copyright reserved UNIVERSITY OF PRETORIA Department of Mechanical and Aeronautical Engineering MACHINE DESIGN MOW323 November 2003 External Examiner: Dr E Terblanche Time: 2h30 Internal Examiners: P.R.

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point. Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring

More information

ECEN 5008: Analog IC Design. Final Exam

ECEN 5008: Analog IC Design. Final Exam ECEN 5008 Initials: 1/10 ECEN 5008: Analog IC Design Final Exam Spring 2004 Instructions: 1. Exam Policy: Time-limited, 150-minute exam. When the time is called, all work must stop. Put your initials on

More information

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Lecture 34: Designing amplifiers, biasing, frequency response. Context Lecture 34: Designing amplifiers, biasing, frequency response Prof J. S. Smith Context We will figure out more of the design parameters for the amplifier we looked at in the last lecture, and then we will

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,

More information

ECE-342 Test 1: Sep 27, :00-8:00, Closed Book. Name : SOLUTION

ECE-342 Test 1: Sep 27, :00-8:00, Closed Book. Name : SOLUTION ECE-342 Test 1: Sep 27, 2011 6:00-8:00, Closed Book Name : SOLUTION All solutions must provide units as appropriate. Use the physical constants and data as provided on the formula sheet the last page of

More information

PHYSICS 330 LAB Operational Amplifier Frequency Response

PHYSICS 330 LAB Operational Amplifier Frequency Response PHYSICS 330 LAB Operational Amplifier Frequency Response Objectives: To measure and plot the frequency response of an operational amplifier circuit. History: Operational amplifiers are among the most widely

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

MICROELECTRONIC CIRCUIT DESIGN Third Edition

MICROELECTRONIC CIRCUIT DESIGN Third Edition MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113

More information

Common-Source Amplifiers

Common-Source Amplifiers Lab 2: Common-Source Amplifiers Introduction The common-source stage is the most basic amplifier stage encountered in CMOS analog circuits. Because of its very high input impedance, moderate-to-high gain,

More information

PRIMARY SCHOOL GRADE 4 MATHEMATICS FORMAL ASSESSMENT TASK (FAT) 3. 3 JUNE 2016 EXAMINATIONS NAME & SURNAME GRADE 4 INSTRUCTIONS

PRIMARY SCHOOL GRADE 4 MATHEMATICS FORMAL ASSESSMENT TASK (FAT) 3. 3 JUNE 2016 EXAMINATIONS NAME & SURNAME GRADE 4 INSTRUCTIONS PRIMARY SCHOOL GRADE 4 MATHEMATICS FORMAL ASSESSMENT TASK (FAT) 3. 3 Marks: 30 JUNE 2016 EXAMINATIONS Time: 1 hour NAME & SURNAME GRADE 4 INSTRUCTIONS 1. Write your name, surname and class in the spaces

More information

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )

More information

Code: 9A Answer any FIVE questions All questions carry equal marks *****

Code: 9A Answer any FIVE questions All questions carry equal marks ***** II B. Tech II Semester (R09) Regular & Supplementary Examinations, April/May 2012 ELECTRONIC CIRCUIT ANALYSIS (Common to EIE, E. Con. E & ECE) Time: 3 hours Max Marks: 70 Answer any FIVE questions All

More information

Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde

Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde GRADES 8 AND 9 GRADE 8 EN 9 31 July 5 Aug 017 31 July 5 Aug 017 TIME: HOURS TYD: URE 01 OUTEURSREG VOORBEHOU,

More information

Week 12: Output Stages, Frequency Response

Week 12: Output Stages, Frequency Response ELE 2110A Electronic Circuits Week 12: Output Stages, Frequency esponse (2 hours only) Lecture 12-1 Output Stages Topics to cover Amplifier Frequency esponse eading Assignment: Chap 15.3, 16.1 of Jaeger

More information

You will be asked to make the following statement and provide your signature on the top of your solutions.

You will be asked to make the following statement and provide your signature on the top of your solutions. 1 EE 435 Name Exam 1 Spring 2018 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those

More information

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc. Feedback 1 Figure 8.1 General structure of the feedback amplifier. This is a signal-flow diagram, and the quantities x represent either voltage or current signals. 2 Figure E8.1 3 Figure 8.2 Illustrating

More information

Filter Design, Active Filters & Review. EGR 220, Chapter 14.7, December 14, 2017

Filter Design, Active Filters & Review. EGR 220, Chapter 14.7, December 14, 2017 Filter Design, Active Filters & Review EGR 220, Chapter 14.7, 14.11 December 14, 2017 Overview ² Passive filters (no op amps) ² Design examples ² Active filters (use op amps) ² Course review 2 Example:

More information

HOME ASSIGNMENT. Figure.Q3

HOME ASSIGNMENT. Figure.Q3 HOME ASSIGNMENT 1. For the differential amplifier circuit shown below in figure.q1, let I=1 ma, V CC =5V, v CM = -2V, R C =3kΩ and β=100. Assume that the BJTs have v BE =0.7 V at i C =1 ma. Find the voltage

More information

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1 Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog

More information

Homework Assignment 10

Homework Assignment 10 Homework Assignment 10 Question The amplifier below has infinite input resistance, zero output resistance and an openloop gain. If, find the value of the feedback factor as well as so that the closed-loop

More information

MICROELECTRONIC CIRCUIT DESIGN Fifth Edition

MICROELECTRONIC CIRCUIT DESIGN Fifth Edition MICROELECTRONIC CIRCUIT DESIGN Fifth Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 07/05/15 Chapter 1 1.5 1.52 years, 5.06 years 1.6 1.95 years, 6.52 years 1.9 402

More information

Elektriese stroombane: Weerstand (Graad 11) *

Elektriese stroombane: Weerstand (Graad 11) * OpenStax-CNX module: m39203 Elektriese stroombane: Weerstand (Graad * Free High School Science Texts Project Based on Electric Circuits: Resistance (Grade by Free High School Science Texts Project This

More information

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

MOSFET Amplifier Design

MOSFET Amplifier Design MOSFET Amplifier Design Introduction In this lab, you will design a basic 2-stage amplifier using the same 4007 chip as in lab 2. As a reminder, the PSpice model parameters are: NMOS: LEVEL=1, VTO=1.4,

More information

Experiment 5 Single-Stage MOS Amplifiers

Experiment 5 Single-Stage MOS Amplifiers Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We

More information

ELC224 Final Review (12/10/2009) Name:

ELC224 Final Review (12/10/2009) Name: ELC224 Final Review (12/10/2009) Name: Select the correct answer to the problems 1 through 20. 1. A common-emitter amplifier that uses direct coupling is an example of a dc amplifier. 2. The frequency

More information

UNIT 1 MULTI STAGE AMPLIFIES

UNIT 1 MULTI STAGE AMPLIFIES UNIT 1 MULTI STAGE AMPLIFIES 1. a) Derive the equation for the overall voltage gain of a multistage amplifier in terms of the individual voltage gains. b) what are the multi-stage amplifiers? 2. Describe

More information

Improving Amplifier Voltage Gain

Improving Amplifier Voltage Gain 15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance

More information

Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101)

Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101) F:/Academic/22 Refer/WI/ACAD/10 SHRI RAMSWAROOP MEMORIAL COLLEGE OF ENGG. & MANAGEMENT (Following Paper-ID and Roll No. to be filled by the student in the Answer Book) PAPER ID: 3301 Roll No. B.Tech. SEM

More information

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode

More information

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers Chapter 4 CMOS Cascode Amplifiers 4.1 Introduction A single stage CMOS amplifier cannot give desired dc voltage gain, output resistance and transconductance. The voltage gain can be made to attain higher

More information

COMPARISON OF THE MOSFET AND THE BJT:

COMPARISON OF THE MOSFET AND THE BJT: COMPARISON OF THE MOSFET AND THE BJT: In this section we present a comparison of the characteristics of the two major electronic devices: the MOSFET and the BJT. To facilitate this comparison, typical

More information

University Of Pretoria

University Of Pretoria University Of Pretoria Faculty Of Engineering, Built Environment And Information Technology Student Number: Name: Surname: Email: Contact Number: Signature: Student Information Test Information Subject:

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

ETIN25 Analogue IC Design. Laboratory Manual Lab 2 Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial :. ND_NW_EC_Analog Electronics_658 Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: -4546 CLASS TEST 8-9 ELECTONICS ENGINEEING

More information

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all

More information

Common-source Amplifiers

Common-source Amplifiers Lab 1: Common-source Amplifiers Introduction The common-source amplifier is one of the basic amplifiers in CMOS analog circuits. Because of its very high input impedance, relatively high gain, low noise,

More information

EE 501 Lab 4 Design of two stage op amp with miller compensation

EE 501 Lab 4 Design of two stage op amp with miller compensation EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

CMOS Cascode Transconductance Amplifier

CMOS Cascode Transconductance Amplifier CMOS Cascode Transconductance Amplifier Basic topology. 5 V I SUP v s V G2 M 2 iout C L v OUT Device Data V Tn = 1 V V Tp = 1 V µ n C ox = 50 µa/v 2 µ p C ox = 25 µa/v 2 λ n = 0.05 V 1 λ p = 0.02 V 1 @

More information

Dual, Current Feedback Low Power Op Amp AD812

Dual, Current Feedback Low Power Op Amp AD812 a FEATURES Two Video Amplifiers in One -Lead SOIC Package Optimized for Driving Cables in Video Systems Excellent Video Specifications (R L = ): Gain Flatness. db to MHz.% Differential Gain Error. Differential

More information

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook. EE4902 Lab 9 CMOS OP-AMP PURPOSE: The purpose of this lab is to measure the closed-loop performance of an op-amp designed from individual MOSFETs. This op-amp, shown in Fig. 9-1, combines all of the major

More information

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008 IOWA STATE UNIVERSITY EE501 Project Fully Differential Multi-Stage Op-Amp Design Ryan Boesch 11/12/2008 This report documents the design, simulation, layout, and post-layout simulation of a fully differential

More information

LF155/LF156/LF355/LF356/LF357 JFET Input Operational Amplifiers

LF155/LF156/LF355/LF356/LF357 JFET Input Operational Amplifiers JFET Input Operational Amplifiers General Description These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar

More information

Design and Simulation of Low Voltage Operational Amplifier

Design and Simulation of Low Voltage Operational Amplifier Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America

More information

GRADE 7 - FINAL ROUND QUESTIONS GRAAD 7 - FINALE RONDTE VRAE

GRADE 7 - FINAL ROUND QUESTIONS GRAAD 7 - FINALE RONDTE VRAE GRADE 7 - FINAL ROUND QUESTIONS - 2007 GRAAD 7 - FINALE RONDTE VRAE - 2007 1 QUESTION/ VRAAG 1 John can dig the garden in 30 minutes while Jack takes 20 minutes. How long should it take if they work together?

More information

Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde

Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde GRADES 8 AND 9 GRADE 8 EN 9 30 July 3 Aug 2018 30 Julie 3 Aug 2018 TIME: 2 HOURS TYD: 2 URE 2012 OUTEURSREG

More information

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts) ECE 363 FINAL (F16) NAME: 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts) You are asked to design a high-side switch for a remotely operated fuel pump. You decide to use the IRF9520 power

More information

LF353 Wide Bandwidth Dual JFET Input Operational Amplifier

LF353 Wide Bandwidth Dual JFET Input Operational Amplifier LF353 Wide Bandwidth Dual JFET Input Operational Amplifier General Description These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage

More information

PowerAmp Design. PowerAmp Design PAD117A RAIL TO RAIL OPERATIONAL AMPLIFIER

PowerAmp Design. PowerAmp Design PAD117A RAIL TO RAIL OPERATIONAL AMPLIFIER PowerAmp Design RAIL TO RAIL OPERATIONAL AMPLIFIER Rev J KEY FEATURES LOW COST RAIL TO RAIL INPUT & OUTPUT SINGLE SUPPLY OPERATION HIGH VOLTAGE 100 VOLTS HIGH OUTPUT CURRENT 15A 250 WATT OUTPUT CAPABILITY

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

Homework Assignment 13

Homework Assignment 13 Question 1 Short Takes 2 points each. Homework Assignment 13 1. Classify the type of feedback uses in the circuit below (i.e., shunt-shunt, series-shunt, ) 2. True or false: an engineer uses series-shunt

More information

Homework Assignment 13

Homework Assignment 13 Question 1 Short Takes 2 points each. Homework Assignment 13 1. Classify the type of feedback uses in the circuit below (i.e., shunt-shunt, series-shunt, ) Answer: Series-shunt. 2. True or false: an engineer

More information

EECE2412 Final Exam. with Solutions

EECE2412 Final Exam. with Solutions EECE2412 Final Exam with Solutions Prof. Charles A. DiMarzio Department of Electrical and Computer Engineering Northeastern University Fall Semester 2010 My file 11480/exams/final General Instructions:

More information

Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde

Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde GRADES 6 AND 7 GRADE 6 EN 7 31 July 5 Aug 2017 31 July 5 Aug 2017 TIME: 2 HOURS TYD: 2 URE 2012 OUTEURSREG

More information

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load ECE4902 C2012 - Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load PURPOSE: The primary purpose of this lab is to measure the

More information

Homework Assignment 06

Homework Assignment 06 Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,

More information

PIN CONFIGURATIONS FEATURES APPLICATION ORDERING INFORMATION. FE, N Packages

PIN CONFIGURATIONS FEATURES APPLICATION ORDERING INFORMATION. FE, N Packages DESCRIPTION The are monolithic sample-and-hold circuits which utilize high-voltage ion-implant JFET technology to obtain ultra-high DC accuracy with fast acquisition of signal and low droop rate. Operating

More information

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total)

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total) Final Exam Dec. 16, 8:00-10:00am Name: (78 points total) Problem 1: Consider the emitter follower in Fig. 7, which is being used as an output stage. For Q 1, assume β = and initally assume that V BE =

More information

Homework Assignment 06

Homework Assignment 06 Question 1 (2 points each unless noted otherwise) Homework Assignment 06 1. True or false: when transforming a circuit s diagram to a diagram of its small-signal model, we replace dc constant current sources

More information

OPERATIONAL AMPLIFIERS (OP-AMPS) II

OPERATIONAL AMPLIFIERS (OP-AMPS) II OPERATIONAL AMPLIFIERS (OP-AMPS) II LAB 5 INTRO: INTRODUCTION TO INVERTING AMPLIFIERS AND OTHER OP-AMP CIRCUITS GOALS In this lab, you will characterize the gain and frequency dependence of inverting op-amp

More information

Homework Assignment True or false. For both the inverting and noninverting op-amp configurations, V OS results in

Homework Assignment True or false. For both the inverting and noninverting op-amp configurations, V OS results in Question 1 (Short Takes), 2 points each. Homework Assignment 02 1. An op-amp has input bias current I B = 1 μa. Make an estimate for the input offset current I OS. Answer. I OS is normally an order of

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

LF411 Low Offset, Low Drift JFET Input Operational Amplifier

LF411 Low Offset, Low Drift JFET Input Operational Amplifier Low Offset, Low Drift JFET Input Operational Amplifier General Description These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input

More information

Homework Assignment 03 Solution

Homework Assignment 03 Solution Homework Assignment 03 Solution Question 1 Determine the h 11 and h 21 parameters for the circuit. Be sure to supply the units and proper sign for each parameter. (8 points) Solution Setting v 2 = 0 h

More information

Lab 2: Discrete BJT Op-Amps (Part I)

Lab 2: Discrete BJT Op-Amps (Part I) Lab 2: Discrete BJT Op-Amps (Part I) This is a three-week laboratory. You are required to write only one lab report for all parts of this experiment. 1.0. INTRODUCTION In this lab, we will introduce and

More information

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.

More information

LM148/LM248/LM348 Quad 741 Op Amps

LM148/LM248/LM348 Quad 741 Op Amps Quad 741 Op Amps General Description The LM148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to

More information

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS 1. Objective: The objective of this experiment is to explore the basic applications of the bipolar junction transistor

More information

LINEAR IC APPLICATIONS

LINEAR IC APPLICATIONS 1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)

More information

Single-Stage Integrated- Circuit Amplifiers

Single-Stage Integrated- Circuit Amplifiers Single-Stage Integrated- Circuit Amplifiers Outline Comparison between the MOS and the BJT From discrete circuit to integrated circuit - Philosophy, Biasing, etc. Frequency response The Common-Source and

More information

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers 6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Broadband Communication

More information

Lecture 040 CE and CS Output Stages (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

Lecture 040 CE and CS Output Stages (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen Lecture 040 CE and CS Output Stages (1/11/04) Page 0401 LECTURE 040 COMMON SOURCE AND EMITTER OUTPUT STAGES (READING: GHLM 8498, AH 181) Objective The objective of this presentation is: Show how to design

More information

ECE 2C Final Exam. June 8, 2010

ECE 2C Final Exam. June 8, 2010 ECE 2C Final Exam June 8, 2010 Do not open exam until instructed to. Closed book: Crib sheet and 2 pages personal notes permitted There are 4 problems on this exam, and you have 3 hours. Use any and all

More information

PowerAmp Design. PowerAmp Design PAD135 COMPACT HIGH VOLATGE OP AMP

PowerAmp Design. PowerAmp Design PAD135 COMPACT HIGH VOLATGE OP AMP PowerAmp Design COMPACT HIGH VOLTAGE OP AMP Rev G KEY FEATURES LOW COST SMALL SIZE 40mm SQUARE HIGH VOLTAGE 200 VOLTS HIGH OUTPUT CURRENT 10A PEAK 40 WATT DISSIPATION CAPABILITY 200V/µS SLEW RATE APPLICATIONS

More information

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers ECE 442 Solid State Devices & Circuits 15. Differential Amplifiers Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 442 Jose Schutt Aine 1 Background

More information

PowerAmp Design. PowerAmp Design PAD541 COMPACT POWER OP AMP

PowerAmp Design. PowerAmp Design PAD541 COMPACT POWER OP AMP PowerAmp Design COMPACT POWER OP AMP Rev E KEY FEATURES LOW COST HIGH VOLTAGE 00 VOLTS HIGH OUTPUT CURRENT 5 AMPS 50 WATT DISSIPATION CAPABILITY 00 WATT OUTPUT CAPABILITY 0.63 HEIGHT SIP DESIGN APPLICATIONS

More information

TL082 Wide Bandwidth Dual JFET Input Operational Amplifier

TL082 Wide Bandwidth Dual JFET Input Operational Amplifier TL082 Wide Bandwidth Dual JFET Input Operational Amplifier General Description These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage

More information

Op-Amp Simulation Part II

Op-Amp Simulation Part II Op-Amp Simulation Part II EE/CS 5720/6720 This assignment continues the simulation and characterization of a simple operational amplifier. Turn in a copy of this assignment with answers in the appropriate

More information