CONTINUOUS-TIME (CT) ΔΣ modulators have gained
|
|
- Gregory Little
- 6 years ago
- Views:
Transcription
1 530 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 7, JULY 009 DT Modeling of Clock Phase-Noise Effects in LP CT ΔΣ ADCs With RZ Feedback Martin Anderson, Member, IEEE, and Lars Sundström, Member, IEEE Abstract The performance of continuous-time (CT) ΔΣ modulators is limited by their sensitivity to clock phase noise (PN). The clock PN-induced in-band noise (IBN) is dependent on the magnitude and frequency of both the desired in-band signals and the out-of-band signals, as well as the shape of the clock PN spectrum. This brief presents a discrete-time (DT) model of the dominant clock PN-induced errors. It enables fast and accurate simulations of the clock PN effects with arbitrary input signals, PN spectra, and noise-transfer functions. The model has been verified by CT simulations and measurements on a second-order low-pass CT ΔΣ modulator with return-to-zero feedback. The flexibility and usefulness of the DT model are demonstrated, and the two dominant clock PN effects are compared by means of simulations with orthogonal frequency-division multiplexing input signals and various PN specifications. Index Terms Analog-to-digital conversion (ADC), behavioral modeling, clock jitter, delta sigma modulation, phase noise (PN). I. INTRODUCTION CONTINUOUS-TIME (CT) ΔΣ modulators have gained popularity in battery-powered applications due to speed/ power advantages over their discrete-time (DT) counterparts and inherent antialias filtering [1]. However, different forms of clock jitter limit their performance [] [5]. As opposed to Nyquist-rate analog-to-digital converters (ADCs) and DT ΔΣ modulators, the time discretization in a CT modulator occurs at the quantizer input, which is the point of maximum error suppression. However, in the presence of phase noise (PN) on the digital-to-analog converter (DAC) clock, the timing of each rising and falling edge of the DAC output pulse deviates from the ideal timing. This induces a noise signal, which consists of a sequence of narrow pulses whose width is proportional to the timing error. This noise signal is multiplied in the time domain by the DAC input signal, which contains both the ADC input signal and the shaped quantization noise (QN). Since the error is induced in the feedback DAC, it can reach the ADC output without noise shaping and can therefore significantly degrade the SNR. Previous works show that the SNR degradation due to DAC clock PN is mainly Manuscript received March 5, 008; revised November 1, 008. First published May 7, 009; current version published July 17, 009. This work was supported by Vinnova and Ericsson AB. This paper was recommended by Associate Editor P. P. Sotiriadis. M. Anderson is with the Department of Electrical and Information Technology, Lund University, 1 00 Lund, Sweden ( martin.anderson@ ieee.org). L. Sundström is with Ericsson AB, 1 83 Lund, Sweden ( lars.s. sundstrom@ericsson.com). Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /TCSII Fig. 1. PW and PP errors caused by the sampling clock PN. caused by two mechanisms: 1) by modulation with the ADC input signal and ) by spreading the shaped QN into the signal band, both for nonreturn-to-zero (NRZ) [5] and return-to-zero (RZ) [], [4] feedback pulses. Unfortunately, the exact modeling of the PN-induced noise in the DAC is not amenable to a simple analytical treatment [5]. Instead, models where the pulsewidth (PW) and pulseposition (PP) variations, as shown in Fig. 1, caused by the clock PN are transferred to equivalent amplitude modulation of the feedback pulse have been suggested [], [4] [6]. When studying the effect of Gaussian PP and PW errors, it was found that the PW errors are dominating, because the PP errors are first-order noise shaped [7], [8]. However, when considering the close-in noise of a voltage-controlled oscillator (VCO), the result is that the modulation with strong sinusoidal in-band signals limits the achievable SNR [], [4]. The modulation with the in-band signals shows great similarities with a samplingtime noise of a traditional sample-and-hold circuit [4]. This brief presents a DT model, which extends previous work by deriving the PW and PP variations from an arbitrary clock PN and considering the modulation with arbitrary input signals and QN spectra. This is practically relevant since the PN of a phase-locked loop (PLL) is quite different from that of the VCO itself [9], and in many applications such as wireless receivers, the input signals are nonsinusoidal. Since the model only needs DT simulation, the simulation time is decreased by two to three orders of magnitude compared with simulations of CT modulator models in Spectre. In Section II, the DT modeling principles are described. Section III presents a simulation and measurement technique, where a systematic PN enables the study of the PN sensitivity for different PN frequencies separately. Using this technique, the DT model is verified against Spectre simulations on a CT modulator model and by measurements on an implemented 400 MHz second-order low-pass (LP) CT modulator with RZ /$ IEEE
2 ANDERSON AND SUNDSTRÖM: DT MODELING OF CLOCK PN EFFECTS IN LP CT ΔΣ ADCs WITH RZ FEEDBACK 531 Fig.. DT PN model overview. Fig. 3. S pp/s t (4) and S pw/s t (6) versus f o for β α =0.5 and feedback. The simulations on the DT model show excellent agreement with both Spectre simulations and measurements. Finally, in Section IV, the DT model is used to compare the in-band noise (IBN) power caused by PP and PW variations by simulation of a fifth-order modulator for different PN specifications and with orthogonal frequency-division multiplexing (OFDM)-modulated input signals. II. CLOCK PN MODEL This section presents the DT PN modeling principles. First, the PW and PP variations of the feedback pulses are derived from an arbitrary PN specification. Then, as shown in Fig., the time-domain feedback pulse errors are converted to DT amplitude errors that are referred to the input of the modulator. The IBN caused by each noise component can thus be separately studied, or the total IBN, including the QN, can be evaluated at the DT modulator output. Both the effects of the PP and PW variations are estimated from an arbitrary DAC input bit stream and an arbitrary PN spectrum. Thus, no time-consuming simulations of CT modulator models are necessary. A. Clock PN and Time Jitter Effects This section describes the relation between the clock PN and the PW and PP variations used in the DT model. The signal provided as the reference for the square-wave sampling clock may be expressed as a periodic sinusoidal signal with amplitude A clk (t) and instantaneous phase θ clk (t), i.e., s clk (t) =A clk (t)cos(θ clk (t)) (1) where θ clk (t) =ω s t + δ θ (t), w s =πf s is the ideal radian frequency, f s is the ideal sampling clock frequency, and δ θ (t) is a time-dependent phase deviation (i.e. PN). The phase deviation can also be expressed as a random time delay (denoted jitter) δ t (t) of the clock signal reference, i.e., s clk (t) =A clk (t)cos(ω s (t + δ t (t))) () since the phase deviations are related to the time jitter through δ θ (t) =ω s δ t (t). The PP variations δ pp [n] are defined as the deviation from the ideal center of gravity of the feedback pulses, i.e., δ pp [n] = δ t ((n + α)t s )+δ t ((n + β)t s ) (3) where 0 <α<β 1define the ideal timing of the rising and falling edges (see Fig. 1). Since the two time jitter noise terms are due to the same noise source, they are correlated. The transfer function resulting from this double sampling and summation can also be represented in the frequency domain [10], i.e., S pp (f o ) S t (f o ) = 1 ) (1+e jω o(β α)t s where f o is the offset frequency from the ideal sampling clock frequency f s, ω o =πf o, S pp is the power spectral density (PSD) of the PP variations, and S t is the PSD of the time jitter. The PW variations δ pw [n] are modeled by subtracting the instantaneous values of the time jitter existing at the falling and rising edges of the feedback pulse, i.e., t =(n + β)t s and t =(n + α)t s, respectively. Thus resulting in (4) δ pw [n] =δ t ((n + β)t s ) δ t ((n + α)t s ) (5) S pw (f o ) S t (f o ) = 1 e jω o (β α)t s. (6) The transfer functions from the PN spectral density to the PP and PW spectral densities, as given by (4) and (6), are plotted in Fig. 3 for β α of 0.5 and 0.75, respectively. There are three important implications of (5) and (6): First, the PN at f o = k f s /(β α) will be canceled (k is an integer) and will therefore create no PW variations. Second, (6) is peaking at f o =(0.5+k) f s /(β α), amplifying the PN there by 6 db. Third, sampling of the continuous noise causes aliasing of its spectrum, which concentrates all its power below f s /. B. PW Noise It is well known that it is the integral (area) of the feedback pulse over one sampling period that is most important in LP CT modulators [1], [4], [8]. The reason is that the output of the first integrator at the sampling instants is more significant than the exact integration over time in other integrators and that the signal is only dependent on the area of the feedback pulse. For a one-bit RZ feedback pulse, the integrated area error in the DAC can be expressed as δ A [n] =v d [n] Δ δ pw [n] (7) where Δ is the quantization step height and v d [n] is the modulator output signal. The equivalent input-referred DT amplitude error sequence PW noise (PWN)[n], which produces the
3 53 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 7, JULY 009 same error voltage at the integrator output at t = nt s, can be written as PWN[n] =v d [n] Δ δpw[n] T s al c L (8) where a L and c L, as shown in Fig. 1, are the feedback and input coefficients of the outermost feedback branch of the CT loop filter, respectively. Multiplication by v d [n] accounts for the modulation with actual DAC input signals. The PWN model is valid for arbitrary input signals, noise-transfer functions (NTFs), and PN specifications, since no assumptions were made with regard to the DAC input v d [n] or the time jitter δ t (t). Fig. 4. VCO PN spectrum used in the two-tone simulations shown in Fig. 5. C. PP Noise As shown in Fig. 3, the PN at small offset frequencies mainly causes PP variations. The PP variations described by (3) represent random delays of the feedback pulses. Since the PP error integrated over one clock period is equal to zero, the error is not stored in the outermost integrator Int L. However, within the clock period, the Int L output will deviate from its ideal shape, and this deviation will be integrated continuously by the subsequent integrators. This effect can be modeled as an area error of the input signal to Int L 1, which is equal to Fig point fast Fourier transform (FFT; with a Hann window) from VCO PN simulations of the DT model in MATLAB and the corresponding CT model in Spectre. δ A,L 1 [n] = v d [n] Δ δ pp [n] (β α)t s a L f s. (9) Assuming that the errors in the loop filter back end can be neglected, a DT PP noise (PPN) sequence for the Int L 1 input can be calculated [7], in a similar way as that for the PW error, resulting in PPN L 1 [n] = v d [n] Δ δpp[n] a L (β α). (10) T s To refer this error to the input, it has to be high-pass filtered by the function (1 z 1 ), which results in PPN[n] = 1 (PPN L 1 [n] PPN L 1 [n 1]). (11) c L These results agree with the results of the theoretical investigation of the PP errors presented in [8]. III. DT MODEL VERIFICATION The presented DT model has been verified by simulations on a CT behavioral model in Spectre and by measurements on a second-order LP CT ΔΣ modulator circuit with one-bit RZ feedback (α = 0.5 and β = 1). The DT-to-CT transformation was performed using impulse-invariant transformation [1]. The clock frequency used in this section is 640 MHz, and the signal bandwidth is taken to be the wideband code-division multipleaccess baseband bandwidth of 1.9 MHz. A. VCO PN Simulation Both the CT and DT models of the second-order modulator were simulated using a clock derived from the single-sideband Fig. 6. Systematic PN simulation and measurement setup. (SSB) VCO PN spectrum shown in Fig. 4. The PSD starts at L{1 khz} 5 dbc/hz and has a 0 db/dec roll-off. The input signal was two 11 dbfs tones at 1. and 3.6 MHz. To perform DT simulations with an arbitrary PN spectrum specified in the frequency domain, the PN spectrum is first converted to a time jitter for every clock edge, i.e., δ t (n + α)t s and δ t (n + β)t s, using inverse fast Fourier transform (ifft in MATLAB). Thereafter, the clock edge time deviations are converted to PP and PW variations using (3) and (5). Finally, these are used in (9) (11) to generate the PPN and in (8) to generate the PWN for the DT model simulation. Fig. 5 shows the output spectra from the Spectre simulation of the CT model and the PPN and PWN sequences from the DT model simulation. The level of modulation with the input tones is in good agreement with the PPN, whereas the white noise level is accurately modeled by the PWN. B. Systematic PN Simulations By using a single tone as an artificial systematic PN, it is possible to separately study the effect of different PN frequencies. One way to generate a perturbed clock signal reference s clk (t), which can also be easily arranged in measurements, is to simply add a sinusoid s n (t) =A n cos(ω n t) to the sampling sinusoid s s (t) =A s cos(ω s t), as shown in Fig. 6, i.e., s clk (t) =s s (t)+s n (t). (1)
4 ANDERSON AND SUNDSTRÖM: DT MODELING OF CLOCK PN EFFECTS IN LP CT ΔΣ ADCs WITH RZ FEEDBACK 533 Fig. 8. Measured output spectrum for the modulator circuit with a clean clock. Fig. 7. Integrated IBN due to the (a) wide-band PN and (b) close-in PN from f n sweep simulations of the DT model compared with Spectre simulations on the corresponding CT model. A n/a s = 0 dbc. f s = 640 MHz. f c 1.4 MHz. The perturbation signal s n (t) will create both phase and amplitude modulations of the clock signal. It can be shown that the resulting phase perturbation, which is equivalent to the angle between the ideal clock signal s s (t) and the perturbed clock signal s clk (t), is ( ) sin(θ n θ s ) δ θ (t) = arctan A s (13) A n +cos(θ n θ s ) where θ n =πf n t, and θ s =πf s t.fora n A s, δ t can be approximated by δ t (t) T s A n sin(θ n θ s ). (14) π A s Thus, the time jitter from the described setup is approximately sinusoidal and varies with the offset frequency f o = f n f s. By using the phase perturbations from (13) and δ t (t) = δ θ (t)/ω s as input to the DT model, the IBN from both the PPN and the PWN can be accurately predicted. Fig. 7 shows the resulting IBN due to the PWN and the PPN when sweeping the perturbation tone frequency f n. The input signal v c was a 7 dbfs single tone at f c 1.4 MHz. For comparison, a CT behavioral model was simulated in Spectre with the same setup. The CT and DT simulations agree very well for both the wideband and the close-in PN. It is evident that the high-frequency PN is folded down and modulates with the QN to create the IBN. The simulations also confirm that no PWN is created by the PN at offset frequencies close to f o = k f s /(β α) (at even multiples of the clock frequency since β α =0.5 was used). The reason for the noise peaks for offset frequencies close to odd multiples of the clock frequency is that PW errors at these frequencies modulate with the strong input tone, i.e., v c. C. Systematic PN Measurements The single-tone PN method has also been verified by measurements. The CT ΔΣ modulator used in the measurement Fig. 9. Measured and simulated IBN from f n sweep for the modulator circuit. A n/a s = 0 dbc. was implemented in a 90-nm RF-CMOS process with a 1. V supply voltage. Its second-order loop filter contains two cascaded RC integrators, and the feedback DACs are of traditional SI type (RZ with α =0.5, β =1, and a L /c L =). The modulator was designed for a clock frequency of 400 MHz. Fig. 8 shows a typical output spectrum from a measurement with a dbfs input tone at 1.49 MHz, when a clean clock is used. The measured IBN due to circuit noise is 77 dbfs. The clock PN sensitivity was investigated by using the single-tone PN method, as previously described in this brief. The frequency of a clock PN tone at 0 dbc was swept, and the IBN was recorded. A DT model simulation was performed for comparison using the actual modulator output sequence from the measurement, i.e., v d [n], as input to (7). The measurement results, along with the DT model simulation results, are shown in Fig. 9. The simulation and measurements agree very well. At small offset frequencies, other noise sources are limiting the measured IBN. It should also be noted that due to the small input signal amplitude, the PWN is dominating the PN-induced noise in the presented measurement. IV. DT MODEL SIMULATIONS This section presents DT simulation examples that demonstrate the usefulness of the DT model and compare the IBN caused by the PPN and the PWN for different input signals and PN spectra. A fifth-order one-bit LP modulator clocked at 640 MHz is used. The target bandwidth is a 9 MHz baseband bandwidth, resulting in a low oversampling ratio (OSR) of 35. The PPN is mainly dependent on the clock PN at small f o, whereas the PWN is mainly caused by the wideband clock PN at f o close to odd multiples of f s. When clocking with a PLL, the dominating time-jitter effect is therefore determined by the level of the VCO PN, as well as the ratio of the closein and the wideband PN of the PLL [9]. Here, the simulations are performed using PN spectra 1 3, as shown in Fig. 10, to
5 534 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 7, JULY 009 lower for the wideband signals and the out-of-band sinusoidals than that for the in-band sinusoidals. In most of the simulations presented here, the PWN is dominating over the PPN. The main reason for this is that for a typical PLL, the VCO PN with a 0 db/dec roll-off levels out to a white noise floor, which increases the PWN power. Fig. 10. PN PSD specifications S t used in the DT simulation examples. Fig point FFT (with a Hann window) from a DT simulation of a fifth-order ΔΣ modulator with a 17-dBFS OFDM input signal and a sampling clock derived from PN spectrum 1. TABLE I PN SIMULATIONS FOR A FIFTH-ORDER LP CT ΔΣ MODULATOR WITH OSR =35, f s = 640 MHz, AND BASEBAND BW =9MHz V. C ONCLUSION A DT model of the two dominant effects (PPN and PWN) of the clock PN, in LP CT ΔΣ modulators with RZ feedback, has been developed. It has been verified by means of CT Spectre simulations and measurements on a second-order LP CT modulator circuit. The DT simulations agree well with CT simulations and measurements. The relation between the PPN and the PWN is determined by the spectral shape of the clock PN, the input signal, and the NTF. The presented DT model simulates these effects in a fast and accurate manner. The PWN is caused by the wideband PN rather than the close-in noise that mainly caused the PPN. The PPN power is lower for wideband modulated input signals and narrow outof-band blockers, as compared with in-band sinusoidal signals. The PPN power is therefore reduced relative to the PWN power for such input signals. ACKNOWLEDGMENT The authors would like to thank Dr. P. Andreani for his perspicacious suggestions on how to improve this brief. compare the different levels for the wideband noise floor. The level of the VCO PN was L{1 MHz} 10 dbc/hz. The PLL bandwidth was assumed to be 100 khz, giving a close-in noise level of L{ 100 khz} = 100 dbc/hz. In addition, the PN spectrum of the PLL used to clock the high-performance CT modulator presented in [11] is included as an example of a practical situation. The spectral density and power of the input signal are important for the PPN. Here, sinusoidal and modulated (OFDM) input signals are simulated. We also simulate the effect of strong sinusoidal inputs slightly above the upper band edge (representing narrow-band blockers). The modulated input signals have a higher peak-to-average ratio than a sinusoidal input. Therefore, the power of these signals has to be lower than that for the sinusoidal signal to avoid overloading the modulator. Fig. 11 shows the output spectra from DT simulations of the fifth-order modulator, with the clock PN derived from PN spectrum 1, as shown in Fig. 10. The input signal is a 17 dbfs OFDM signal with a 9 MHz baseband bandwidth. The simulation results for all different input signals and PN spectra are summarized in Table I. It can be seen that the difference in the PWN power between the simulations is completely determined by the difference in the wideband noise floors. This is because the VCO PN is a lot smaller than the white noise floor for large offset frequencies. The PPN power is REFERENCES [1] J. A. Cherry and W. M. Snelgrove, Continuous-Time Delta Sigma Modulators for High-Speed A/D Conversion. Norwell, MA: Kluwer, 000. [] J. A. Cherry and W. M. Snelgrove, Clock jitter and quantizer metastability in continuous-time delta sigma modulators, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 6, pp , Jun [3] H. Tao, L. Tóth, and J. M. Khoury, Analysis of timing jitter in bandpass sigma delta modulators, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 8, pp , Aug [4] M. Ortmanns, F. Gerfers, and Y. Manoli, Fundamental limits of clock jitter insensitivity in discrete and continuous-time sigma delta modulators, in Proc. IEEE ISCAS, Bangkok, Thailand, May 5 8, 003, pp [5] Y.-S. Chang, C.-L. Lin, W.-S. Wang, C.-C. Lee, and C.-Y. Shih, An analytical approach for quantifying clock jitter effects in continuoustime sigma delta modulators, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 9, pp , Sep [6] L. Hernández, A. Wiesbauer, S. Patón, and A. D. Giandomenico, Modeling and optimization of low-pass continuous-time sigma delta modulators, in Proc. IEEE ISCAS, Vancouver, BC, Canada, May 3 6, 004, pp [7] O. Oliaei, Clock jitter noise spectra in continuous-time delta sigma modulators, in Proc. IEEE ISCAS, Orlando, FL, May 30 Jun., 1999, pp [8] O. Oliaei, State-space analysis of clock jitter in continuous-time oversampling data converters, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 1, pp , Jan [9] P. Heydari, Analysis of the PLL jitter due to power/ground and substrate noise, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp , Dec [10] A. Hajimiri, S. Limotyrakis, and T. H. Lee, Jitter and phase noise in ring oscillators, IEEE J. Solid-State Circuits,vol.34,no.6,pp , Jun [11] G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, A 0-mW 640-MHz CMOS continuous-time ΣΔ ADC with 0-MHz signal bandwidth, 80-dB dynamic range and 1-bit ENOB, IEEE J. Solid-State Circuits, vol. 41, no. 1, pp , Dec. 006.
BANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More information2008/09 Advances in the mixed signal IC design group
2008/09 Advances in the mixed signal IC design group Mattias Andersson Mixed-Signal IC Design Department for Electrical and Information Technology Lund University 1 Mixed Signal IC Design Researchers Associate
More informationCONTINUOUS-TIME sigma-delta (ΣΔ) modulators
506 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 61, NO. 7, JULY 2014 General Analysis of Feedback DAC s Clock Jitter in Continuous-Time Sigma-Delta Modulators Alexander Edward, Student
More informationA General Formula for Impulse-Invariant Transformation for Continuous-Time Delta-Sigma Modulators Talebzadeh, J. and Kale, I.
WestminsterResearch http://www.westminster.ac.uk/westminsterresearch A General Formula for Impulse-Invariant Transformation for Continuous-Time Delta-Sigma Modulators Talebadeh, J. and Kale, I. This is
More informationChapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL
Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationReconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications
ECEN-60: Mixed-Signal Interfaces Instructor: Sebastian Hoyos ASSIGNMENT 6 Reconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications ) Please use SIMULINK to design
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationA New Current-Mode Sigma Delta Modulator
A New Current-Mode Sigma Delta Modulator Ebrahim Farshidi 1 1 Department of Electrical Engineering, Faculty of Engineering, Shoushtar Branch, Islamic Azad university, Shoushtar, Iran e_farshidi@hotmail.com
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationABSTRACT 1. INTRODUCTION
Jitter effect comparison on continuous-time sigma-delta modulators with different feedback signal shapes J. San Pablo, D. Bisbal, L. Quintanilla, J. Arias, L. Enriquez, J. Vicente, and J. Barbolla Departamento
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationImproved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback
Improved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback Maarten De Bock, Amir Babaie-Fishani and Pieter Rombouts This document is an author s draft version submitted
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More information2011/12 Cellular IC design RF, Analog, Mixed-Mode
2011/12 Cellular IC design RF, Analog, Mixed-Mode Mohammed Abdulaziz, Mattias Andersson, Jonas Lindstrand, Xiaodong Liu, Anders Nejdel Ping Lu, Luca Fanori Martin Anderson, Lars Sundström, Pietro Andreani
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More information6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Bandwidth Constraints
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationA K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion
A K-Delta-1-Sigma Modulator for Wideband Analog-to-Digital Conversion Abstract : R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University jbaker@boisestate.edu
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationTime- interleaved sigma- delta modulator using output prediction scheme
K.- S. Lee, F. Maloberti: "Time-interleaved sigma-delta modulator using output prediction scheme"; IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 51, Issue 10, Oct. 2004, pp. 537-541.
More informationLow-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan Cao, Student Member, IEEE
872 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 12, DECEMBER 2011 Low-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan
More informationAnalytical Expressions for the Distortion of Asynchronous Sigma Delta Modulators
Analytical Expressions for the Distortion of Asynchronous Sigma Delta Modulators Amir Babaie-Fishani, Bjorn Van-Keymeulen and Pieter Rombouts 1 This document is an author s draft version submitted for
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationCombining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns
1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationLocal Oscillator Phase Noise and its effect on Receiver Performance C. John Grebenkemper
Watkins-Johnson Company Tech-notes Copyright 1981 Watkins-Johnson Company Vol. 8 No. 6 November/December 1981 Local Oscillator Phase Noise and its effect on Receiver Performance C. John Grebenkemper All
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationChapter 8 Frequency Modulation (FM)
Chapter 8 Frequency Modulation (FM) Contents Slide 1 Frequency Modulation (FM) Slide 2 FM Signal Definition (cont.) Slide 3 Discrete-Time FM Modulator Slide 4 Single Tone FM Modulation Slide 5 Single Tone
More informationTHE DEMAND for sensors has enormously expanded due
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 61, NO. 2, FEBRUARY 2012 513 A Bufferless Interface for Single-Ended ECM Sensors Youngkil Choi, Student Member, IEEE, Hyungdong Roh, Student Member,
More informationResidual Phase Noise Measurement Extracts DUT Noise from External Noise Sources By David Brandon and John Cavey
Residual Phase Noise easurement xtracts DUT Noise from xternal Noise Sources By David Brandon [david.brandon@analog.com and John Cavey [john.cavey@analog.com Residual phase noise measurement cancels the
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 11: February 20, 2018 Data Converters, Noise Shaping Lecture Outline! Review: Multi-Rate Filter Banks " Quadrature Mirror Filters! Data Converters " Anti-aliasing
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationIN RECENT YEARS, there has been an explosive demand
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 3, MARCH 2008 229 A Design Approach for Power-Optimized Fully Reconfigurable 16 A/D Converter for 4G Radios Yi Ke, Student Member,
More informationProblems from the 3 rd edition
(2.1-1) Find the energies of the signals: a) sin t, 0 t π b) sin t, 0 t π c) 2 sin t, 0 t π d) sin (t-2π), 2π t 4π Problems from the 3 rd edition Comment on the effect on energy of sign change, time shifting
More informationThe Effects of Aperture Jitter and Clock Jitter in Wideband ADCs
The Effects of Aperture Jitter and Clock Jitter in Wideband ADCs Michael Löhning and Gerhard Fettweis Dresden University of Technology Vodafone Chair Mobile Communications Systems D-6 Dresden, Germany
More informationENVELOPE variation in digital modulation increases transmitter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 1, JANUARY 2006 13 A Transmitter Architecture for Nonconstant Envelope Modulation C. Berland, Member, IEEE, I. Hibon, J. F. Bercher,
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More information! Multi-Rate Filter Banks (con t) ! Data Converters. " Anti-aliasing " ADC. " Practical DAC. ! Noise Shaping
Lecture Outline ESE 531: Digital Signal Processing! (con t)! Data Converters Lec 11: February 16th, 2017 Data Converters, Noise Shaping " Anti-aliasing " ADC " Quantization "! Noise Shaping 2! Use filter
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationDESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC FOR SIGNAL PROCESSING APPLICATION
ISSN: 2395-1680 (ONLINE) DOI: 10.21917/ijme.2016.0033 ICTACT JOURNAL ON MICROELECTRONICS, APRIL 2016, VOLUME: 02, ISSUE: 01 DESIGN OF LOW POWER VCO ENABLED QUANTIZER IN CONTINUOUS TIME SIGMA DELTA ADC
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationECEN 610 Mixed-Signal Interfaces
Spring 2014 S. Hoyos-ECEN-610 1 ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Oversampling ADC Spring 2014 S. Hoyos-ECEN-610 2 Spring 2014 S. Hoyos-ECEN-610
More informationChapter 2 DDSM and Applications
Chapter DDSM and Applications. Principles of Delta-Sigma Modulation In order to explain the concept of noise shaping in detail, we start with a stand-alone quantizer (see Fig..a) with a small number of
More informationA 102-dB-SNR mixed CT/DT ADC with capacitor digital self-calibration for RC spread compensation
Vol. 32, No. 8 Journal of Semiconductors August 2011 A 102-dB-SNR mixed CT/DT ADC with capacitor digital self-calibration for RC spread compensation Liu Yan( 刘岩 ), Hua Siliang( 华斯亮 ), Wang Donghui( 王东辉
More informationPerformance of Wideband Mobile Channel with Perfect Synchronism BPSK vs QPSK DS-CDMA
Performance of Wideband Mobile Channel with Perfect Synchronism BPSK vs QPSK DS-CDMA By Hamed D. AlSharari College of Engineering, Aljouf University, Sakaka, Aljouf 2014, Kingdom of Saudi Arabia, hamed_100@hotmail.com
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationIntroduction to Phase Noise
hapter Introduction to Phase Noise brief introduction into the subject of phase noise is given here. We first describe the conversion of the phase fluctuations into the noise sideband of the carrier. We
More informationBasic Concepts and Architectures
CMOS Sigma-Delta Converters From Basics to State-of of-the-art Basic Concepts and Architectures Rocío del Río, R Belén Pérez-Verdú and José M. de la Rosa {rocio,belen,jrosa}@imse.cnm.es KTH, Stockholm,
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationADC Clock Jitter Model, Part 2 Random Jitter
db ADC Clock Jitter Model, Part 2 Random Jitter In Part 1, I presented a Matlab function to model an ADC with jitter on the sample clock, and applied it to examples with deterministic jitter. Now we ll
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationA triple-mode continuous-time sigma delta modulator with switched-capacitor feedback DAC for a GSM- EDGE/CDMA2000/UMTS Receiver van Veldhoven, R.H.M.
A triple-mode continuous-time sigma delta modulator with switched-capacitor feedback DAC for a GSM- EDGE/CDMA2000/UMTS Receiver van Veldhoven, R.H.M. Published in: IEEE Journal of Solid-State Circuits
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationAngle Modulated Systems
Angle Modulated Systems Angle of carrier signal is changed in accordance with instantaneous amplitude of modulating signal. Two types Frequency Modulation (FM) Phase Modulation (PM) Use Commercial radio
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationDirect Digital Synthesis Primer
Direct Digital Synthesis Primer Ken Gentile, Systems Engineer ken.gentile@analog.com David Brandon, Applications Engineer David.Brandon@analog.com Ted Harris, Applications Engineer Ted.Harris@analog.com
More informationA Mostly Digital Variable-Rate Continuous- Time ADC Modulator
A Mostly Digital Variable-Rate Continuous- Time ADC Modulator Gerry Taylor 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 Analog Devices, San Diego, CA INTEGRATED SIGNAL PROCESSING
More informationTHE USE of multibit quantizers in oversampling analogto-digital
966 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 12, DECEMBER 2010 A New DAC Mismatch Shaping Technique for Sigma Delta Modulators Mohamed Aboudina, Member, IEEE, and Behzad
More informationChannelized Digital Receivers for Impulse Radio
Channelized Digital Receivers for Impulse Radio Won Namgoong Department of Electrical Engineering University of Southern California Los Angeles CA 989-56 USA ABSTRACT Critical to the design of a digital
More informationRELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE
RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE Mehdi Taghizadeh and Sirus Sadughi Department of Electrical Engineering, Science and Research Branch,
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationPaper presentation Ultra-Portable Devices
Paper presentation Ultra-Portable Devices Paper: Lourans Samid, Yiannos Manoli, A Low Power and Low Voltage Continuous Time Δ Modulator, ISCAS, pp 4066-4069, 23 26 May, 2005. Presented by: Dejan Radjen
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationSampling and Signal Processing
Sampling and Signal Processing Sampling Methods Sampling is most commonly done with two devices, the sample-and-hold (S/H) and the analog-to-digital-converter (ADC) The S/H acquires a continuous-time signal
More informationLecture 13. Introduction to OFDM
Lecture 13 Introduction to OFDM Ref: About-OFDM.pdf Orthogonal frequency division multiplexing (OFDM) is well-known to be effective against multipath distortion. It is a multicarrier communication scheme,
More informationDesign of Tunable Continuous-Time Quadrature Bandpass Delta-Sigma Modulators
Design of Tunable Continuous-Time Quadrature Bandpass Delta-Sigma Modulators Khaled Sakr, Mohamed Dessouky, Abd-El Halim Zekry Electronics and Communications Engineering Department Ain Shams University
More informationA 12 Bit Third Order Continuous Time Low Pass Sigma Delta Modulator for Audio Applications
ISSN : 2230-7109 (Online) ISSN : 2230-9543 (Print) IJECT Vo l. 2, Is s u e 4, Oc t. - De c. 2011 A 12 Bit Third Order Continuous Time Low Pass Sigma Delta Modulator for Audio Applications 1 Mohammed Arifuddin
More informationLecture Outline. ESE 531: Digital Signal Processing. Anti-Aliasing Filter with ADC ADC. Oversampled ADC. Oversampled ADC
Lecture Outline ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t)! Data Converters " Anti-aliasing " ADC " Quantization "! Noise Shaping 2 Anti-Aliasing
More informationA Continuous-time Sigma-delta Modulator with Clock Jitter Tolerant Self-resetting Return-to-zero Feedback DAC
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.4, AUGUST, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.4.468 ISSN(Online) 2233-4866 A Continuous-time Sigma-delta Modulator
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationADC Clock Jitter Model, Part 1 Deterministic Jitter
ADC Clock Jitter Model, Part 1 Deterministic Jitter Analog to digital converters (ADC s) have several imperfections that effect communications signals, including thermal noise, differential nonlinearity,
More informationAnalog-to-Digital Converter Performance Signoff with Analog FastSPICE Transient Noise at Qualcomm
Analog-to-Digital Converter Performance Signoff with Analog FastSPICE Transient Noise at Qualcomm 2009 Berkeley Design Automation, Inc. 2902 Stender Way, Santa Clara, CA USA 95054 www.berkeley-da.com Tel:
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationTUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS. Waqas Akram and Earl E. Swartzlander, Jr.
TUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS Waqas Akram and Earl E. Swartzlander, Jr. Department of Electrical and Computer Engineering University of Texas at Austin Austin,
More informationLow-Voltage Low-Power Switched-Current Circuits and Systems
Low-Voltage Low-Power Switched-Current Circuits and Systems Nianxiong Tan and Sven Eriksson Dept. of Electrical Engineering Linköping University S-581 83 Linköping, Sweden Abstract This paper presents
More informationPrinciples of Baseband Digital Data Transmission
Principles of Baseband Digital Data Transmission Prof. Wangrok Oh Dept. of Information Communications Eng. Chungnam National University Prof. Wangrok Oh(CNU) / 3 Overview Baseband Digital Data Transmission
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationRevision of Wireless Channel
Revision of Wireless Channel Quick recap system block diagram CODEC MODEM Wireless Channel Previous three lectures looked into wireless mobile channels To understand mobile communication technologies,
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationSigma-Delta Fractional-N Frequency Synthesis
Sigma-Delta Fractional-N Frequency Synthesis Scott Meninger Michael Perrott Massachusetts Institute of Technology June 7, 2004 Copyright 2004 by Michael H. Perrott All rights reserved. Note: Much of this
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationCommunication Channels
Communication Channels wires (PCB trace or conductor on IC) optical fiber (attenuation 4dB/km) broadcast TV (50 kw transmit) voice telephone line (under -9 dbm or 110 µw) walkie-talkie: 500 mw, 467 MHz
More informationChoosing the Best ADC Architecture for Your Application Part 3:
Choosing the Best ADC Architecture for Your Application Part 3: Hello, my name is Luis Chioye, I am an Applications Engineer with the Texas Instruments Precision Data Converters team. And I am Ryan Callaway,
More informationEXPERIMENT WISE VIVA QUESTIONS
EXPERIMENT WISE VIVA QUESTIONS Pulse Code Modulation: 1. Draw the block diagram of basic digital communication system. How it is different from analog communication system. 2. What are the advantages of
More informationDesign & Implementation of an Adaptive Delta Sigma Modulator
Design & Implementation of an Adaptive Delta Sigma Modulator Shahrukh Athar MS CmpE 7 27-6-8 Project Supervisor: Dr Shahid Masud Presentation Outline Introduction Adaptive Modulator Design Simulation Implementation
More informationB.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering)
Code: 13A04404 R13 B.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering) Time: 3 hours Max. Marks: 70 PART A
More informationIF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong
IF-Sampling Digital Beamforming with Bit-Stream Processing by Jaehun Jeong A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering)
More informationFREQUENCY synthesizers based on phase-locked loops
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 725 Reduced Complexity MASH Delta Sigma Modulator Zhipeng Ye, Student Member, IEEE, and Michael Peter Kennedy,
More informationRevision of Previous Six Lectures
Revision of Previous Six Lectures Previous six lectures have concentrated on Modem, under ideal AWGN or flat fading channel condition multiplexing multiple access CODEC MODEM Wireless Channel Important
More informationA/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?
1 Advanced Digital IC Design A/D Conversion and Filtering for Ultra Low Power Radios Dejan Radjen Yasser Sherazi Contents A/D Conversion A/D Converters Introduction ΔΣ modulator for Ultra Low Power Radios
More informationOn the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators
On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators By Du Yun Master Degree in Electrical and Electronics Engineering 2013 Faculty of Science and Technology University
More information