XR :1 Sensor Interface
|
|
- Elaine Walsh
- 6 years ago
- Views:
Transcription
1 6: Sensor Interface General Description The XR9 is a unique sensor interface integrated circuit with an on-board 6: multiplexer, offset correction DC, instrumentation amplifier and voltage reference. The XR9 is designed to integrate multiple bridge sensors with a microcontroller (MCU) or field-programmable gate array (FPG). The integrated offset correction DC provides digital calibration of the variable and in many cases substantial offset voltage generated by the bridge sensors. The DC is controlled by an IC compatible wire serial interface. The serial interface also provides the user with easy controls to the XR9 s many functions such as input and gain selection. n integrated LDO provides a regulated voltage to power the input bridge sensors and is selectable, between V and.65v, via the serial interface for lower voltage compatibility. The LDO current can be sensed and a proportional voltage present at the output of the IC for monitoring the LDO current. The XR9 offers 8 fixed gain settings (from V/V to 76V/V), each with an error of only ±.5%, that are selectable via the IC interface. It also offers less than mv maximum input offset voltage, p maximum input bias current, and p maximum input offset current. The XR9 is designed to operate from.7v to 5V supplies and is specified over the industrial temperature range of -4 C to +85 C. It is offered in a space saving 6mm x 6mm QFN-4 package. It consumes less than 556μ maximum supply current and offers a sleep mode for added power savings. The low power, low input bias current and integrated features make the XR9 well suited for both industrial and consumer applications using bridge sensors. FETURES Integrated features for interfacing multiple bridge sensors with an MCU or FPG: 6: differential mux with IC interface Instrumentation amplifier LDO Offset correction DC with IC interface (±56mV offset correction range - RTI) Eight selectable voltage gains from V/V to 76V/V with only ±.5% gain error mv maximum input offset voltage p maximum input bias current 556μ maximum supply current.7v to 5V analog supply voltage range.8v to 5V digital supply voltage range -4 C to +85 C temperature range 6x6mm QFN-4 PPLICTIONS Bridge sensor interface Pressure & temperature sensors Strain gauge amplifier Industrial process controls Weigh scales Ordering Information - back page Typical pplication BRDG VCC Bridge 6 IN6+ LDO IN6- IN / PG OUT DC µc 6: MUX ±56mV offset trim Bridge IN+ IN- -bit DC IC Control XR9 PG SD SCL 6: Bridge Sensor Interface 4-5 Exar Corporation / 9 exar.com/xr9
2 bsolute Maximum Ratings Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any bsolute Maximum Rating condition for extended periods may affect device reliability and lifetime. nalog Supply Voltage (V CC)... V to 5.5V Digital Supply Voltage (V DD )... V to 5.5V Digital Input/Output (V DDIO )... V to 5.5V V IN... to V CC Differential Input Voltage (current limit of m)... V CC Operating Conditions nalog Supply Voltage Range....7V to 5.5V Digital Supply Voltage Range...7V to 5.5V Operating Temperature Range...-4 C to 85 C Junction Temperature...5 C Storage Temperature Range C to 5 C Lead Temperature (Soldering, s)...6 C Package Thermal Resistance θ J (QFN-4)... C/W Package thermal resistance (θ J ), JEDEC standard, multi-layer test boards, still air. ESD Protection QFN-4 (HBM)... 4V HBM - ESD Rating Human Body Model. 4-5 Exar Corporation / 9 exar.com/xr9
3 Electrical Characteristics at +.V T = 5 C, V CC =.V, V DD =.8V, R L = kω to.5v; G = 76; unless otherwise noted. Symbol Parameter Conditions Min Typ Max Units DC Performance V IO Input Offset Voltage Input referred - ±. mv d VIO Input Offset Voltage verage Drift μv/ C I B Input Bias Current - 5 p I OS Input Offset Current - p PSRR Power Supply Rejection Ratio V CC =.7V to 5V 6 9 db Gain Gain =. V/V Gain =. V/V Gain = 4 4. V/V Gain = 8 8. V/V Nominal; refer to Gain Register Table (pg. 4) Gain = 5 5. V/V Gain = 99.9 V/V Gain = V/V Gain = V/V GIN ERR Gain Error % Gain Error vs Temperature ± ppm/ C I SVCC V CC Supply Current No load to output; no load to LDO 45 5 μ I SVCCD Disable V CC Supply Current No load to output; no load to LDO μ I SVDD V DD Supply Current No load to output; no load to LDO; IC running 6 μ I STOTL Total Supply Current No load to output; no load to LDO μ I SDTOTL Input Characteristics Total Disable Supply Current No load to output; no load to LDO; LDO DIS 45 μ No load to output; no load to LDO; LDO EN 7 85 μ Input Impedance. Ω pf CMIR Common Mode Input Range.5. to.6.5 V CMRR Common Mode Rejection Ratio Input referred. V cm =.5 to.v db Output Characteristics V OUT Output Voltage Swing R L = kω to.5v..4 to.9. V V OO Output Offset Offset DC ; Gain = V Offset DC LDO Offset DC Range RTI (Referred to Input) ±56 mv Offset Monotonicity 8 Bits Output Voltage.5k load, selectable (LDO bit Low) -6% +6% V.5k load, selectable (LDO bit Hi) -6%.65 +6% V Dropout Voltage V CC =.8V, LDO =.65V, I LOD = m 5 mv Output Current 5 m PSRR Dynamic Performance BW Output referred, V CC = V-5V, LDO =.65V 45 6 db Output referred, V CC =.V-5V, LDO = V 45 6 db Output Current Sense Transimpedance (slope) Output voltage relative to.5v / LDO current G =.8.. V/m Output Current Sense Range (clip) Gain = 8.8 m -db Bandwidth Gain = khz Gain = khz SR Slew Rate V OUT = V pp ; Gain = V/μs 4-5 Exar Corporation / 9 exar.com/xr9
4 Symbol Parameter Conditions Min Typ Max Units f = Hz 75 nv/ Hz e ni Input Voltage Noise - RTI f = Hz 46 nv/ Hz f = khz 5 nv/ Hz i n Input Current Noise f = Hz.6 f/ Hz e npp Peak-to-Peak Noise f =. to Hz μv pp XTLK Crosstalk Channel-to-channel, f = khz 9 db T S Set-up Time (% settling) nalog ready after serial register finished write.5 μs T WKE Wake up Time (% settling) Wake from CK of Sleep_Out command 9.6 μs Digital Characteristics (CMOS) Symbol Parameter Conditions Min Typ Max Units V IH Logic Input Hi.7 x V DD V DD V V IL Logic Input Lo. x V DD V I IH Input Leakage Hi V I = V S μ I IL Input Leakage Lo V I = - μ CLK F Clock Rate.4 MHz I C Bus Timing T = -4 to +85 C, V DD =.8-5V; unless otherwise noted. Symbol Parameter Standard Mode IC-BUS Fast Mode IC-BUS Min Max Min Max f SCL Operating frequency 4 khz T BUF Bus free time between STOP and STRT 4.7. μs T HD;ST STRT condition hold time 4..6 μs T SU;ST STRT condition setup time μs T HD;DT Data hold time μs T VD;CK Data valid acknowledge.6.6 μs T VD;DT SCL LOW to data out valid.6.6 ns T SU;DT Data setup time 5 5 ns T LOW Clock LOW period 4.7. μs T HIGH Clock HIGH period 4..6 μs T F Clock/data fall time ns T R Clock/data rise time ns T SP Pulse width of spikes tolerance.5.5 μs Units 4-5 Exar Corporation 4 / 9 exar.com/xr9
5 IC-BUS Timing Diagram Figure : Timing Diagram 4-5 Exar Corporation 5 / 9 exar.com/xr9
6 Pin Configuration IN+ IN5- IN- 9 IN5+ IN+ 8 IN4- IN- IN+ 4 5 XR9 QFN-4 7 IN4+ 6 IN- IN- 6 5 IN+ IN IN- IN4-8 IN+ IN5+ 9 IN- IN5- IN+ IN6+ IN7+ IN8+ IN9+ IN+ IN6- IN7- IN8- IN9- IN VDD 9 SD 8 SCL 7 DGND 6 VCC 5 OUT 4 GND BRDG IN6- IN6+ Pin ssignments Pin No. Pin Name Description IN+ Positive Input IN- Negative Input IN+ Positive Input 4 IN- Negative Input 5 IN+ Positive Input 6 IN- Negative Input 7 IN4+ Positive Input 4 8 IN4- Negative Input 4 9 IN5+ Positive Input 5 IN5- Negative Input 5 IN6+ Positive Input 6 IN6- Negative Input 6 IN7+ Positive Input 7 4 IN7- Negative Input 7 5 IN8+ Positive Input 8 6 IN8- Negative Input 8 7 IN9+ Positive Input 9 8 IN9- Negative Input 9 9 IN+ Positive Input IN- Negative Input Pin No. Pin Name Description IN+ Positive Input IN- Negative Input IN+ Positive Input 4 IN- Negative Input 5 IN+ Positive Input 6 IN- Negative Input 7 IN4+ Positive Input 4 8 IN4- Negative Input 4 9 IN5+ Positive Input 5 IN5- Negative Input 5 IN6+ Positive Input 6 IN6- Negative Input 6 BRDG BRDG Power Connection ( LDO output ) 4 GND nalog Ground 5 OUT Output 6 VCC nalog Supply 7 DGND Digital Ground 8 SCL Serial Clock Input 9 SD Serial Data Input/Output 4 VDD Digital Supply 4-5 Exar Corporation 6 / 9 exar.com/xr9
7 Register Information Reg No. Hex Dec Name Function R/ W/ C Digital Part Control Register Byte of Parameter Parameter x NOP No operation C N/ Reset Default Code Power-up Condition Remark Does not execute a function. NOP is used to test successful I C communication x SW_RESET Software reset C N/ Resets all registers to default values Read ID x DEVICE_ID Read Device ID R x VERSION_ID Sleep in/out x4 4 x5 5 Basic Config SLEEP_OUT_ REG SLEEP_IN_ REG Read HW & SW version numbers Normal operating mode, system active R [5:]: report 9 in BCD [5:]: reserved [:8]: Hardware version # [7:]: Software version # x9 N/ C N/ ctive Sleep Mode C N/ ctive x6 6 Gain Gain select R/W [:]: Gain select x Gain = x7 7 LDO LDO Settings R/W x8 8 LDO Current Sense Select Channel Switch (Input Mux Select) []:LDO V,.65V []:LDO disable x LDO = V LDO Current Sense C N/ Off x 6 Select_Input_ Select Channel C Instructs the XR9 to report its device ID 9 in binary form ( ) Initial H/W version number is ; Initial S/W version number is. Puts the XR9 into active mode. (wake up) Puts the analog portion of the XR9 into sleep mode. During sleep mode, the only I C command that can be received/processed is the SLEEP_OUT command (x4). ll other register addresses will be ignored. Eight gain settings are selectable (from V/V to 76V/V), refer to the Gain Register Table for more information. Bit controls the LDO voltage (: V; :.65V). Bit (Sleep Mode only). Bit controls whether the LDO shuts down or stays on during Sleep Mode. (: Enable; : Disable). When the XR9 is active, the LDO is always on. When on, the LDO current is sensed and a proportional voltage is present at the output of the XR9. Current Sense Mode remains active until an input select command is received by the XR9. Select +IN, -IN; Channel x 7 Select_Input_ Select Channel C Select +IN, -IN; Channel x 8 Select_Input_ Select Channel C Select +IN, -IN; Channel x 9 Select_Input_4 Select Channel 4 C Select +IN4, -IN4; Channel 4 x4 Select_Input_5 Select Channel 5 C Select +IN5, -IN5; Channel 5 x5 Select_Input_6 Select Channel 6 C Select +IN6, -IN6; Channel 6 x6 Select_Input_7 Select Channel 7 C Select +IN7, -IN7; Channel 7 x7 Select_Input_8 Select Channel 8 C Channel Select +IN8, -IN8; Channel 8 N/ x8 4 Select_Input_9 Select Channel 9 C is selected Select +IN9, -IN9; Channel 9 x9 5 Select_Input_ Select Channel C Select +IN, -IN; Channel x 6 Select_Input_ Select Channel C Select +IN, -IN; Channel xb 7 Select_Input_ Select Channel C Select +IN, -IN; Channel xc 8 Select_Input_ Select Channel C Select +IN, -IN; Channel xd 9 Select_Input_4 Select Channel 4 C Select +IN4, -IN4; Channel 4 xe Select_Input_5 Select Channel 5 C Select +IN5, -IN5; Channel 5 xf Select_Input_6 Select Channel 6 C Select +IN6, -IN6; Channel 6 Note: Register Numbers not listed above have no function. 4-5 Exar Corporation 7 / 9 exar.com/xr9
8 Digital Part Control Register Reg No. Hex Dec Name Function R/ W/ C Byte of Parameter Parameter Default Code Power-up Condition Remark Offset DC Config x DC applied to Channel x DC applied to Channel x 4 DC applied to Channel x 5 DC4 applied to Channel 4 x4 6 DC5 applied to Channel 5 x5 7 DC6 applied to Channel 6 x6 8 DC7 x7 9 DC8 x8 4 DC9 applied to Channel 7 applied to Channel 8 applied to Channel 9 []: DC Sign [9:]: DC Range x mv offset Bit controls the sign of the DC offset voltage. Bits 9 thru control the value of the DC offset voltage. x9 4 DC applied to Channel []: DC Sign = positive; = negative x 4 DC applied to Channel xb 4 DC applied to Channel xc 44 DC applied to Channel xd 45 DC4 applied to Channel 4 xe 46 DC5 applied to Channel 5 xf 47 DC6 applied to Channel 6 Table : Register List Hex D D9 D8 D7 D6 D5 D4 D D D D Offset % of FS Input Voltage RTI xff 5 +56mV x x7ff -5-56mV x4 DC Sign -bit DC Range Table : DC Registers Hex D D D Gain x x x 4 x 8 x4 5 x5 x6 6 x7 76 Table : Gain Register 4-5 Exar Corporation 8 / 9 exar.com/xr9
9 Typical Performance Characteristics T = 5 C, V CC =.V, V DD =.8V, R L = kω to.5v; G = 76; unless otherwise noted. Small Signal Pulse Response at G = Large Signal Pulse Response at G = G =, Vout =.5Vpp G =, Vout =.5Vpp Time (µs) Time (µs) Small Signal Pulse Response at G = Large Signal Pulse Response at G = G =, Vout =.5Vpp G =, Vout =.5Vpp Time (µs) Time (µs) Frequency Response at G = Frequency Response at G = G = G = Normalized Gain (db) - -6 V OUT =.5V pp V OUT = V pp V OUT =.5V pp Normalized Gain (db) - -6 V OUT =.5V pp V OUT = V pp V OUT =.5V pp Frequency (khz) -. Frequency (khz) 4-5 Exar Corporation 9 / 9 exar.com/xr9
10 Typical Performance Characteristics T = 5 C, V CC =.V, V DD =.8V, R L = kω to.5v; G = 76; unless otherwise noted. LDO Current vs. Output Voltage LDO Output Current.5 4 G = Current Sense Mode ctive.5 V CC = 5V.5 VLDO (V).5.5 V CC =.V ILDO (m) 4 5 ILDO (m) Output Offset Voltage vs. Output Current Output Offset vs. Input Common Mode Voltage G =.5.5 G = G = 76 G = Output Current (m) Input Common Mode Voltage (V) Input Voltage Noise vs. Frequency.Hz to Hz RTI Voltage Noise.5 9 G = 76 Input Voltage Noise (nv/ Hz) Frequency (KHz) RTI Noise (µv) Time (sec) 4-5 Exar Corporation / 9 exar.com/xr9
11 Typical Performance Characteristics T = 5 C, V CC =.V, V DD =.8V, R L = kω to.5v; G = 76; unless otherwise noted. Sleep to Wake Time (DUT Output).5 G = Stop Time = % Settling.5 DUT OUTPUT SD.5 Start Time = 5% cknowledge Time (µs) Set-up Time - from G = to G = (DUT Output) 4.5 SD Stop Time = % Settling.5 DUT OUTPUT.5 Start Time = 5% cknowledge Time (µs) LDO Enable to Disable Time 4.5 LDO Disable to Enable Time SD LDO Output Stop Time = % Settling LDO OUTPUT Stop Time = % Settling SD Start Time = 5% cknowledge Time (µs) Start Time = 5% cknowledge Time (µs) 4-5 Exar Corporation / 9 exar.com/xr9
12 pplication Information Functional Block Diagram VCC LDO Output.5V Reference LDO Enable LDO Select ( V,.65V ) Input +/- Gnd Input +/- Input +/- PG Input 4 +/- 6: Differential Mux : Differential Mux Output Input 4 +/- Input 5 +/- Input 6 +/- VDD SD SCL Input [:5] Current Sense Mode DC [:9], Sign Offset - Offset + bit Offset DC IC Serial Digital Interface Gain Select LDO Enable LDO Select Power Down nalog DGnd Figure : Functional Block Diagram The XR9 sensor interface includes a 6: differential multiplexor (mux), a programmable gain instrumentation amplifier, a -bit offset correction DC and an LDO. n I C interface controls the many functions and features of the XR9. The XR9 is designed to integrate multiple bridge sensors with an DC/MCU or FPG. Each bridge sensor connected to the XR9 has its own inherent offset that if not calibrated out can decrease sensitivity and overall performance of the sensor system. The on-board DC introduces an offset into the instrumentation amplifier to calibrate the offset voltage generated by the sensors. n independent offset can be set for each of the 6 channels. Only the offset voltage of the active channel is applied to the PG. The programmable gain instrumentation amplifier offers 8 selectable gains from V/V to 76V/V to amplify the signal such that it falls within the input range of the DC. n integrated LDO provides a regulated voltage to power the input bridge sensors and is selectable, between V and.65v. The LDO can be set to turn off when the XR9 is in Sleep Mode to save power. The XR9 also provides the ability to monitor the LDO current. When the XR9 is in Current Sense Mode, an internal : mux allows a voltage proportional to the LDO current to be present at the output. Once all channels have been calibrated, the LDO current can be used to indirectly monitor any voltage or resistive changes seen by the inputs. The XR9 also includes an internal.5v reference that is used by the internal LDO circuitry and used to set the reference voltage for the programmable gain instrumentation amplifier. During sleep mode, the analog components of the XR9 are powered down for added power savings. The XR9 offers many functions, each controlled by the IC compatible serial interface: Input Selection Gain Selection Offset Correction LDO Enable / Select Current Sense Mode Sleep Mode (nalog Power Down) Refer to the appropriate section below for additional information about each function. 4-5 Exar Corporation / 9 exar.com/xr9
13 I C Bus Interface The I C-bus interface consists of two lines: serial data (SD) and serial clock (SCL). The XR9 works as a slave and supports both standard mode transfer rates ( kbps) and fast mode transfer rates (4 kbps) as defined in the I C- Bus specification. The I C-bus interface follows all standard I C protocols. Some information is provided below, for additional information, refer to the I C-bus specifications. Figures 4 and 5 illustrate a write and a read cycle. For complete details, see the IC-bus specifications. S SLVE DDRESS W White Block = host to XR9 Red Block = XR9 to host REGISTER DDRESS ndt P Figure 4: Master Writes to Slave (XR9) Figure : I C Start and Stop Conditions The basic I C access cycle for the XR9 consists of: start condition slave address cycle Zero, one, or two data cycles - depending on the XR9 register accessed stop condition Start Condition - The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SD line while SCL is high, as shown in Figure. Slave ddress Cycle fter the start condition, the first byte sent by the master is the 7-bit address and the read/ write direction bit R/W on the SD line. If the address matches the XR9 s internal fixed address, the XR9 will respond with an acknowledge by pulling the SD line low for one clock cycle while SCL is high. Data Cycle fter the master detects this acknowledge, the next byte transmitted by the master is the sub-address. This 8-bit sub-address contains the address of the register to access. The XR9 Register List is shown in Table. Depending on the register accessed, there will be up to two additional data bytes transmitted by the master. Refer to the Byte of Parameter column in the Register Table. The XR9 will respond to each write with an acknowledge. S SLVE DDRESS W White Block = host to XR9 Red Block = XR9 to host REGISTER DDRESS S SLVE LST R ndt DDRESS DT N P Figure 5: Master Reads from Slave (XR9) I C Bus ddressing The XR9 uses a 7-bit address space. For the standard XR9, the default address is x67 ( ). IC ddress x67 ( x) Orderable Part# XR9IL4TR-F Table 4: XR9 I C ddress Map read or write transaction is determined by bit- of the slave address, (shown as an x in Table above). If bit- is, then it is a write transaction. If bit- is, then it is a read transaction. n IC sub-address is sent by the IC master following the slave address. The sub-address contains the XR9 register address being accessed. Table illustrates the available XR9 register addresses. fter the last read or write transaction, the IC-bus master will set the SCL signal back to its idle state (HIGH). Stop Condition To signal the end of the data transfer, the master generates a stop condition by pulling the SD line from low to high while the SCL line is high, as shown in Figure. 4-5 Exar Corporation / 9 exar.com/xr9
14 Inputs and Input Selection The XR9 includes 6 differential inputs and a 6: differential mux that is controlled by an I C compatible wire serial interface. The XR9 is designed to accept 6 differential inputs. If fewer than 6 differential inputs are required, tie the unused inputs to GND. If single ended inputs are required, tie the unused inputs to.5v. The input common mode range of the XR9 is typically.6v to.4v when running from a.v supply. The XR9 offers a very wide gain range. In most cases, the output voltage swing will be the limiting factor. When the XR9 is powered-up, the default input selected is Channel. Inputs are selected via I C using one of 6 register addresses x thru xf. Refer to the Register List in Table. Example: The example below illustrates how to select Channel 5. Step Master sends start condition S Gain Selection The XR9 offers 8 selectable fixed gains ranging from V/V to 76V/V. When the XR9 is powered-up, the default gain is V/V. The gain is selected via I C using the register address x6 followed by another byte of data to select the gain. Refer to the Register List in Table and the Gain Register list in Table. Example: The example below illustrates how to select a gain of 5V/V. To start communication with the XR9, repeat steps - as shown in the Inputs and Input Selection section on page. Step Master sends address of register to access Step 5 9 XR9 sends acknowledge Gain Select register address = x6 Step Master sends XR9 address with write bit Step 9 XR9 sends acknowledge 6 7 W 7-bit XR9 ddress = x67 Step Master sends address of register to access Step 5 9 XR9 sends acknowledge Step 6 Master sends stop condition White Block = host to XR9 Red Block = XR9 to host Grey Block = Notes Select_Input 5 register address = x4 P Since the Gain Select register was accessed, the XR9 is expecting another byte of data from the master to complete the command. Refer to the Byte of Parameter column in the Register List (Table ). D thru D are used to select the gain. Refer to the Gain Register list in Table, 5V/V is D =, D =, and D =. This translates to a hex code of x4, since a full byte of data (8-bits) will be sent. Step Master sends gain register data to select G=5 Step 7 9 XR9 sends acknowledge Step 8 Master sends stop condition White Block = host to XR9 Red Block = XR9 to host Grey Block = Notes P Gain of 5V/V = x4 4-5 Exar Corporation 4 / 9 exar.com/xr9
15 Offset Correction The XR9 has a -bit offset correction DC that can be used to provide digital calibration on each of the 6 inputs. Only the offset voltage of the active channel is applied to the PG. The DC offset of each channel is controlled by the IC compatible interface. t any time, the master can read or write to any of the DC offset registers. The DC offset for each channel is set via IC using the register addresses x thru xf followed by another two bytes of data to set the polarity and value of the offset voltage. Refer to the Register List in Table. ±56mV offset correction range is available. The full range of the DC offset is only available at a gain of. t higher gains, the output voltage range of the XR9 will be exceeded if the full range of the DC offset is used. The internal -bit DC allows,4 different offset voltage settings between mv and 56mV. The polarity of the offset correction is set with an additional bit. The unit offset is determined by the following: Unit offset = Total Offset = 56mV = DC outputlevels 4 547nV Step 5 9 XR9 sends acknowledge Since a DC Offset register was accessed, the XR9 is expecting another two bytes of data from the master to complete the command. Refer to the Byte of Parameter column in the Register List (Table ). D thru D9 are used to set the offset voltage and D is used to set the sign of the offset voltage, = positive and = negative. Refer to the DC Offset register list in Table. To determine what DC output level corresponds to 75mV, use the following equation: DC Output Level = Desired Offset = 75mV = Unit Offset 547 V 7 n decimal value of 7 corresponds to 75mV. Therefore: x89 (hex) or (binary) applies a +75mV offset x489 (hex) or (binary) applies a -75mV offset From Table : x (hex) or (binary) applies a mv offset xff (hex) or (binary) applies a +56mV offset x7ff (hex) or (binary) applies a -56mV offset Step Master sends st byte of DC offset register data to select an offset of +75mV Sign MSBs of -bit DC output level that corresponds to 7 (x89) Each DC output level provides an additional 547µV of offset. To determine what DC output level corresponds to a specific desired offset, use the following equation: See example below for additional information. Example: The example below illustrates how to set the DC offset for channel 7 to a value of 75mV. To start communication with the XR9, repeat steps - as shown in the Inputs and Input Selection section on page. Step Master sends address of register to access DC7 register address = x6 Step 7 9 XR9 sends acknowledge Step Master sends nd byte of DC offset register data to select an offset of +75mV Step 9 9 XR9 sends acknowledge Step Master sends stop condition White Block = host to XR9 Red Block = XR9 to host Grey Block = Notes 8 LSBs of -bit DC output level that corresponds to 7 (x89) P 4-5 Exar Corporation 5 / 9 exar.com/xr9
16 LDO Enable / Select (Power to External Bridge Sensors) The XR9 includes an on-board LDO that provides a regulated voltage that can be used to power external input bridge sensors. Two voltage options are available, V and.65v. The LDO voltage is selected via the IC compatible two-wire serial interface. When the XR9 is powered-up, the default LDO voltage is V. When the XR9 is active (not in sleep mode), the LDO is always on. If the LDO voltage is not used, the LDO output can be left floating. The LDO can either stay on or shut down while the XR9 is in Sleep Mode. Set LDO to shut down while XR9 is in Sleep Mode to save power Set LDO to stay on while XR9 is in Sleep Mode to improve wake-up time The LDO voltage and disable setting are selected via IC using the register address x7 followed by another byte of data to select the voltage and disable setting. Refer to the Register List in Table and the example below for more information. Example: The example below illustrates how to select an LDO voltage of.65v and keep the LDO enabled during Sleep Mode. To start communication with the XR9, repeat steps - as shown in the Inputs and Input Selection section on page. Step Master sends address of register to access Step 5 9 XR9 sends acknowledge LDO Settings register address = x7 Since the LDO Settings register was accessed, the XR9 is expecting another byte of data from the master to complete the command. Refer to the Byte of Parameter column in the Register List (Table ). D and D are used to select the LDO voltage and enable/disable the LDO during Sleep Mode. Bit (D) controls the LDO voltage (: V; :.65V). Bit (D) is only applicable in Sleep Mode. Bit controls whether the LDO shuts down or stays on during sleep mode (: Enable; : Disable). When the XR9 is active, the LDO is always on. Step Master sends code to select LDO voltage of.65v and Enable LDO during Sleep Mode Step 7 9 XR9 sends acknowledge Step 8 Master sends stop condition White Block = host to XR9 Red Block = XR9 to host Grey Block = Notes P = Enable =.65V Current Sense Mode (Monitoring the LDO Current) Current Sense Mode is activated via IC using the register address x8. When activated, the LDO current is sensed and a proportional voltage is present at the output of the XR9 (ILDO = VOUT/RL). Current Sense Mode stays active until the XR9 receives any input select command (x thru xf). Current sense mode can be used to monitor the change over time of the bridge impedance. Sleep Mode (nalog Power Down) Sleep Mode is activated via I C using the register address x5. When activated, the XR9 will enter Sleep Mode. During Sleep Mode, the analog portion of the XR9 is disabled. ll register settings are retained during Sleep Mode. During Sleep Mode, the nominal supply current will drop below 7µ (with LDO on) and below 45µ (with LDO off). During Sleep Mode, the master can read the value in any register that saves a value during sleep mode. The only I C commands that can be received or processed is the SLEEP_OUT (wake up) command (x4) or the LDO on/off and voltage command (x7). ll other register addresses will be ignored. Register address x4 is used to return to normal operation (exit Sleep Mode). By default, the XR9 is active. 4-5 Exar Corporation 6 / 9 exar.com/xr9
17 Typical pplication 6: Bridge Sensor Interface The XR9 was designed to interface multiple bridge sensors with a microcontroller or FPG as illustrated in Figure 6. The bridge output signal is differential (Vo+ and Vo-). Ideally, the unloaded bridge output is zero (Vo+ and Voare identical). However, in-exact resistive values result in a difference between Vo+ and Vo-. This bridge offset voltage can be substantial and vary between sensors. The XR9 provides the ability to calibrate the bridge offset on each of the 6 bridge sensors using the on-board DC. BRDG VCC Bridge 6 IN6+ LDO IN6- IN / PG OUT DC µc 6: MUX ±56mV offset trim Bridge IN+ IN- -bit DC XR9 PG IC Control SD SCL Figure 6: 6: Bridge Sensor Interface Layout Considerations General layout and supply bypassing play major roles in high frequency performance. Follow the steps below as a basis for high frequency layout: Include 6.8µF and.µf ceramic capacitors for power supply decoupling Place the 6.8µF capacitor within.75 inches of the power pin Place the.µf capacitor within. inches of the power pin Connection to the exposed pad is not required. Exposed pad can be connected to ground (GND). Minimize all trace lengths to reduce series inductances 4-5 Exar Corporation 7 / 9 exar.com/xr9
18 Mechanical Dimensions QFN-4 Package FOR REFERENCE ONLY ECN: 5-5 /6/ 4-5 Exar Corporation 8 / 9 exar.com/xr9
19 Ordering Information Part Number Package Green Operating Temperature Range Packaging XR9IL4-F QFN-4 Yes -4 C to +85 C Tray XR9IL4TR-F QFN-4 Yes -4 C to +85 C Tape & Reel XR9IL4EVB Evaluation Board N/ N/ N/ For Further ssistance: CustomerSupport@exar.com or HPTechSupport@exar.com Exar Technical Documentation: Exar Corporation Headquarters and Sales Offices 4876 Kato Road Tel.: + (5) Fremont, C US Fax: + (5) NOTICE EXR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user s specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXR Corporation is adequately protected under the circumstances. Reproduction, in part or whole, without the prior written consent of EXR Corporation is prohibited. 4-5 Exar Corporation 9 / 9 exar.com/xr9
XR :1 Sensor Interface AFE. General Description. Typical Application
6: Sensor Interface AFE General Description The XR9 is a unique sensor interface integrated circuit with an on-board 6: multiplexer, offset correction DAC, instrumentation amplifier and voltage reference.
More informationCLC1200 Instrumentation Amplifier
CLC2 Instrumentation Amplifier General Description The CLC2 is a low power, general purpose instrumentation amplifier with a gain range of to,. The CLC2 is offered in 8-lead SOIC or DIP packages and requires
More informationXR1009, XR mA, 35MHz Rail-to-Rail Amplifiers
0.2mA, 35MHz RailtoRail Amplifiers General Description The XR1009 (single) and XR2009 (dual) are ultralow power, low cost, voltage feedback amplifiers. These amplifiers use only 208μA of supply current
More informationCLC2011, CLC4011 Low Power, Low Cost, Rail-to-Rail I/O Amplifiers
Low Power, Low Cost, Rail-to-Rail I/O Amplifiers General Description The CLC2011 (dual) and CLC4011 (quad) are ultra-low cost, low power, voltage feedback amplifiers. At 2.7V, the CLCx011 family uses only
More informationCLC1007, CLC2007, CLC4007 Single, Dual, and Quad Low Cost, High Speed RRO Amplifiers
CLC17, CLC27, CLC47 Single, Dual, and Quad Low Cost, High Speed RRO Amplifiers General Description The CLC17 (single), CLC27 (dual) and CLC47(quad) are low cost, voltage feedback amplifiers. These amplifiers
More informationCLC2058 Dual 4V to 36V Amplifier
Comlinear CLC8 Dual 4V to 6V Amplifier FEATURES n Unity gain stable n db voltage gain n.mhz gain bandwidth product n.mω input resistance n db power supply rejection ratio n 9dB common mode rejection ratio
More information1A 1.5MHz PFM/PWM Synchronous Step-Down Converter. January 2014 Rev FEATURES. Fig. 1: XRP6658 Application Diagram
January 2014 Rev. 1.6.0 GENERAL DESCRIPTION The XRP6658 is a synchronous current mode PWM step down (buck) converter capable of delivering up to 1 Amp of current and optimized for portable battery-operated
More informationGENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM
January 2010 Rev. 2.0.0 GENERAL DESCRIPTION The SP7121 LED driver provides a simple solution for a matched current source for any color common cathode LEDs. The common cathode connection allows the user
More informationNovember 2011 Rev FEATURES. Fig. 1: XRP6272 Application Diagram
November 2011 Rev. 1.2.0 GENERAL DESCRIPTION The XRP6272 is a low dropout voltage regulator capable of a constant output current up to 2 Amps. A wide 1.8V to 6V input voltage range allows for single supply
More informationCDK bit, 1 GSPS, Flash A/D Converter
CDK1303 8-bit, 1 GSPS, Flash A/D Converter FEATURES n 1:2 Demuxed ECL compatible outputs n Wide input bandwidth 900MHz n Low input capacitance 15pF n Metastable errors reduced to 1 LSB n Gray code output
More informationXR81112 Universal Clock - High Frequency LVCMOS/LVDS/LVPECL Clock Synthesizer
Universal Clock - High Frequency LVCMOS/LVDS/LVPECL Clock Synthesizer General Description The XR81112 is a family of Universal Clock synthesizer devices in a compact FN-12 package. The devices generate
More information5 A SPX29501/02. Now Available in Lead Free Packaging
November 2008 5 A P SPX29501/02 5A Low Dropout Voltage Regulator Rev. B FEATURES Adjustable Output Down to 1.25V 1% Output Accuracy Output Current of 5A Low Dropout Voltage: 420mV @ 5A Tight Line Regulation:
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationV OUT0 OUT DC-DC CONVERTER FB
Rev 1; /08 Dual-Channel, I 2 C Adjustable General Description The contains two I 2 C adjustable-current DACs that are each capable of sinking or sourcing current. Each output has 15 sink and 15 source
More informationSeptember 2010 Rev FEATURES. Fig. 1: XRP6668 Application Diagram
September 2010 Rev. 1.0.0 GENERAL DESCRIPTION The XRP6668 is a dual channel synchronous current mode PWM step down (buck) converter capable of delivering up to 1 Amp of current per channel and optimized
More informationGeneral Description Normalized Gain (db) V OUT = 2V pp Normalized Gain (db)
Comlinear CLC Triple, Standard Definition Video Amplifier FEATURES n Integrated 4th-order, MHz filters n Integrated db video drivers n.ma total supply current n.%/.4 differential gain/phase error n DC
More informationDual, 8-Bit, Low-Power, 2-Wire, Serial Voltage-Output DAC
19-3538; Rev ; 2/5 Dual, 8-Bit, Low-Power, 2-Wire, Serial Voltage-Output General Description The is a dual, 8-bit voltage-output, digital-toanalog converter () with an I 2 C*-compatible, 2-wire interface
More informationTwo-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC
General Description The DS4422 and DS4424 contain two or four I2C programmable current DACs that are each capable of sinking and sourcing current up to 2μA. Each DAC output has 127 sink and 127 source
More informationRayStar Microelectronics Technology Inc. Ver: 1.4
Features Description Product Datasheet Using external 32.768kHz quartz crystal Supports I 2 C-Bus's high speed mode (400 khz) The serial real-time clock is a low-power clock/calendar with a programmable
More informationCLC2011, CLC4011 Low Power, Low Cost, Rail-to-Rail I/O Amplifiers
Comlinear CLC211, CLC411 Low Power, Low Cost, Rail-to-Rail I/O Amplifiers FEATURES n 136μA supply current n 4.9MHz bandwidth n Output swings to within 2mV of either rail n Input voltage range exceeds the
More informationSP339E RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION
RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION DECEMBER 2011 REV. 1.0.1 GENERAL DESCRIPTION The SP339 is an advanced multiprotocol transceiver supporting RS-232, RS-485, and RS-422 serial standards
More informationMay 2012 Rev FEATURES. Fig. 1: SP6200 / SP6201 Application Diagram
May 2012 Rev. 2.1.0 GENERAL DESCRIPTION The SP6200 and SP6201 are CMOS Low Dropout (LDO) regulators designed to meet a broad range of applications that require accuracy, speed and ease of use. These LDOs
More informationT 3 OUT T 1 OUT T 2 OUT R 1 IN R 1 OUT T 2 IN T 1 IN GND V CC C 1 + C 1
SP0/0/0/ V RS- Serial Transceivers FEATURES 0.μF External Charge Pump Capacitors kbps Data Rate Standard SOIC and SSOP Packaging Multiple Drivers and Receivers Single V Supply Operation.0μA Shutdown Mode
More informationXR8051, XR8052, XR8054 Low Cost, High Speed Rail-to-Rail Amplifiers
XR851, XR852, XR854 Low Cost, High Speed Rail-to-Rail Amplifiers FEATURES n 175MHz bandwidth n Fully specified at +V, +5V and +/-5V supplies n Output voltage range:.v to 4.95V; V s = +5; R L = 2kΩ n Input
More informationTwo-/Four-Channel, I 2 C, 7-Bit Sink/Source Current DAC
19-4744; Rev 1; 7/9 Two-/Four-Channel, I 2 C, 7-Bit Sink/Source General Description The DS4422 and DS4424 contain two or four I 2 C programmable current DACs that are each capable of sinking and sourcing
More informationXR-4151 Voltage-to-Frequency Converter
...the analog plus company TM XR-45 Voltage-to-Frequency Converter FEATURES APPLICATIONS June 99- Single Supply Operation (+V to +V) Voltage-to-Frequency Conversion Pulse Output Compatible with All Logic
More informationSP26LV432 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE RECEIVER
HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE RECEIVER JUNE 2011 REV. 1.0.1 GENERAL DESCRIPTION The SP26LV432 is a quad differential line receiver with three-state outputs designed to meet the EIA specifications
More informationGENERAL DESCRIPTION APPLICATIONS FEATURES. Point of Loads Set-Top Boxes Portable Media Players Hard Disk Drives
January 2014 Rev. 1.5.0 GENERAL DESCRIPTION The XRP6657 is a high efficiency synchronous step down DC to DC converter capable of delivering up to 1.5 Amp of current and optimized for portable battery-operated
More informationCLC2000, CLC4000 High Output Current Dual and Quad Amplifiers
Comlinear CLC2, CLC4 High Output Current Dual and Quad Amplifiers FEATURES n 9.4V pp output drive into R L = 25Ω n Using both amplifiers, 8.8V pp differential output drive into R L = 25Ω n ±2mA @ V o =
More information+Denotes lead-free package. *EP = Exposed paddle. V CC GND AGND AV CC GND I 2 C INTERFACE. -35dB TO +25dB GAIN AUDIO SOURCE AUDIO AMPLIFIER DS4420
Rev ; 9/6 I 2 C Programmable-Gain Amplifier General Description The is a fully differential, programmable-gain amplifier for audio applications. It features a -35dB to +25dB gain range controlled by an
More informationPrecision, Low-Power and Low-Noise Op Amp with RRIO
MAX41 General Description The MAX41 is a low-power, zero-drift operational amplifier available in a space-saving, 6-bump, wafer-level package (WLP). Designed for use in portable consumer, medical, and
More informationFHP3194 4:1 High-Speed Multiplexer
FHP9 : High-Speed Multiplexer Features.dB gain flatness to 9MHz @ V pp.%/. differential gain/phase error MHz large signal -db bandwidth at G = V/µs slew rate 7mA output current (easily drives two video
More informationDual 16-Bit DIGITAL-TO-ANALOG CONVERTER
Dual - DIGITAL-TO-ANALOG CONVERTER FEATURES COMPLETE DUAL V OUT DAC DOUBLE-BUFFERED INPUT REGISTER HIGH-SPEED DATA INPUT: Serial or Parallel HIGH ACCURACY: ±0.003% Linearity Error 14-BIT MONOTONICITY OVER
More informationSP26LV431 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE DRIVER
HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE DRIVER JUNE 2011 REV. 1.1.1 GENERAL DESCRIPTION The SP26LV431 is a quad differential line driver that meets the specifications of the EIA standard RS-422
More informationQUAD 12-BIT DIGITAL-TO-ANALOG CONVERTER (12-bit port interface)
QUAD -BIT DIGITAL-TO-ANALOG CONVERTER (-bit port interface) FEATURES COMPLETE WITH REFERENCE AND OUTPUT AMPLIFIERS -BIT PORT INTERFACE ANALOG OUTPUT RANGE: ±1V DESCRIPTION is a complete quad -bit digital-to-analog
More informationMCP Bit, Quad Digital-to-Analog Converter with EEPROM Memory. Features. Description. Applications
12-Bit, Quad Digital-to-Analog Converter with EEPROM Memory Features 12-Bit Voltage Output DAC with Four Buffered Outputs On-Board Nonvolatile Memory (EEPROM) for DAC Codes and I 2 C Address Bits Internal
More informationLMP8100 Programmable Gain Amplifier
Programmable Gain Amplifier General Description The programmable gain amplifier features an adjustable gain from 1 to 16 V/V in 1 V/V increments. At the core of the is a precision, 33 MHz, CMOS input,
More informationFMS Input, 6-Output Video Switch Matrix with Output Drivers, Input Clamp, and Bias Circuitry
January 2007 8-Input, 6-Output Video Switch Matrix with Output Drivers, Input Clamp, and Bias Circuitry Features 8 x 6 Crosspoint Switch Matrix Supports SD, PS, and HD 1080i / 1080p Video Input Clamp and
More informationProgrammable RS-232/RS-485 Transceiver
SP334 Programmable RS-3/ Transceiver V Single Supply Operation Software Programmable RS-3 or Selection Three RS-3 Drivers and Five Receivers in RS-3 Mode Two Full-Duplex Transceivers in Mode Full Differential
More informationWide Input Voltage Boost Controller
Wide Input Voltage Boost Controller FEATURES Fixed Frequency 1200kHz Voltage-Mode PWM Operation Requires Tiny Inductors and Capacitors Adjustable Output Voltage up to 38V Up to 85% Efficiency Internal
More informationIS31FL3236A 36-CHANNEL LED DRIVER; SELECTABLE PWM FREQUENCY IS31FL3236A. February 2018
36-CHANNEL LED DRIVER; SELECTABLE PWM FREQUENCY February 2018 GENERAL DESCRIPTION IS31FL3236A is comprised of 36 constant current channels each with independent PWM control, designed for driving LEDs,
More informationData Sheet PT7C4337 Real-time Clock Module (I 2 C Bus) Product Description. Product Features. Ordering Information
Product Features Using external 32.768kHz quartz crystal Supports I 2 C-Bus's high speed mode (400 khz) Includes time (Hour/Minute/Second) and calendar (Year/Month/Date/Day) counter functions (BCD code)
More informationAD MHz, 20 V/μs, G = 1, 10, 100, 1000 i CMOS Programmable Gain Instrumentation Amplifier. Preliminary Technical Data FEATURES
Preliminary Technical Data 0 MHz, 20 V/μs, G =, 0, 00, 000 i CMOS Programmable Gain Instrumentation Amplifier FEATURES Small package: 0-lead MSOP Programmable gains:, 0, 00, 000 Digital or pin-programmable
More informationProgrammable Dual RS-232/RS-485 Transceiver
SP331 Programmable Dual RS-3/ Transceiver Only Operation Software Programmable RS-3 or Selection Four RS-3 Transceivers in RS-3 Mode Two Full-Duplex Transceivers in Mode Two RS-3 Transceivers and One Transceiver
More informationSeptember 2012 Rev FEATURES. Fig. 1: XRP2523 Application Diagram
September 2012 Rev. 1.1.0 GENERAL DESCRIPTION The is a single channel integrated high-side power distribution switch optimized for self or bus-powered USB applications and compliant with the latest USB
More informationXRD5408/10/12. 5V, Low Power, Voltage Output Serial 8/10/12-Bit DAC Family FEATURES APPLICATIONS
5V, Low Power, Voltage Output Serial 8/10/12-Bit DAC Family May 2000-2 FEATURES D 8/10/12-Bit Resolution D Operates from a Single 5V Supply D Buffered Voltage Output: 13µs Typical Settling Time D 240µW
More informationTOP VIEW. Maxim Integrated Products 1
19-34; Rev ; 1/ 1-Bit Low-Power, -Wire, Serial General Description The is a single, 1-bit voltage-output, digital-toanalog converter () with an I C -compatible -wire interface that operates at clock rates
More informationIS31FL3209 IS31FL CHANNELS LED DRIVER; 1/24 DC SCALING WHITE BALANCE. December 2017
18 CHANNELS LED DRIVER; 1/24 DC SCALING WHITE BALANCE December 2017 GENERAL DESCRIPTION IS31FL3209 is comprised of 18 constant current channels each with independent PWM control, designed for driving LEDs,
More informationApplication Note ANI-22 Enhanced Receiver Failsafe Implementation In Dual Protocol SP339 and XR34350 Serial Transceivers
pplication Note NI-22 Enhanced eceiver Failsafe Implementation In Dual Protocol SP339 and X34350 Serial ransceivers Introduction he standard receiver failsafe feature is used to keep the data bus in a
More information10-Bit, Low-Power, 2-Wire Interface, Serial, Voltage-Output DAC
19-227; Rev 1; 11/4 1-Bit, Low-Power, 2-Wire Interface, Serial, General Description The is a single, 1-bit voltage-output digital-toanalog converter () with an I 2 C -compatible 2-wire interface that operates
More informationDS1803 Addressable Dual Digital Potentiometer
www.dalsemi.com FEATURES 3V or 5V Power Supplies Ultra-low power consumption Two digitally controlled, 256-position potentiometers 14-Pin TSSOP (173 mil) and 16-Pin SOIC (150 mil) packaging available for
More informationImproved Second Source to the EL2020 ADEL2020
Improved Second Source to the EL ADEL FEATURES Ideal for Video Applications.% Differential Gain. Differential Phase. db Bandwidth to 5 MHz (G = +) High Speed 9 MHz Bandwidth ( db) 5 V/ s Slew Rate ns Settling
More informationMCP Bit, Quad Digital-to-Analog Converter with EEPROM Memory. Features. Description. Applications
12-Bit, Quad Digital-to-Analog Converter with EEPROM Memory Features 12-Bit Voltage Output DAC with 4 Buffered Outputs On-Board Non-Volatile Memory (EEPROM) for DAC Codes and I 2 C TM Address Bits Internal
More informationHigh Accuracy 8-Pin Instrumentation Amplifier AMP02
a FEATURES Low Offset Voltage: 100 V max Low Drift: 2 V/ C max Wide Gain Range 1 to 10,000 High Common-Mode Rejection: 115 db min High Bandwidth (G = 1000): 200 khz typ Gain Equation Accuracy: 0.5% max
More informationDLA LAND AND MARITIME COLUMBUS, OHIO
REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 PMIC N/ PREPRED BY RICK
More informationFHP3350, FHP3450 Triple and Quad Voltage Feedback Amplifiers
FHP335, FHP345 Triple and Quad Voltage Feedback Amplifiers Features.dB gain flatness to 3MHz.7%/.3 differential gain/phase error 2MHz full power -3dB bandwidth at G = 2,V/μs slew rate ±55mA output current
More informationINTEGRATED CIRCUITS. PCA channel I 2 C multiplexer and interrupt logic. Product data Supersedes data of 2001 May 07.
INTEGRATED CIRCUITS 2-channel I 2 C multiplexer and interrupt logic Supersedes data of 2001 May 07 2002 Mar 28 The pass gates of the multiplexer are constructed such that the V DD pin can be used to limit
More informationMicropower, Single-Supply, Rail-to-Rail, Precision Instrumentation Amplifiers MAX4194 MAX4197
General Description The is a variable-gain precision instrumentation amplifier that combines Rail-to-Rail single-supply operation, outstanding precision specifications, and a high gain bandwidth. This
More informationGENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM
October 2012 Rev. 1.2.0 GENERAL DESCRIPTION The XRP2997 is a Double Data Rate (DDR) termination voltage regulator supporting all power requirements of DDR I, II and III memories and is capable of sinking
More informationLow Dropout Regulator with On-Demand Power for DDR Memory VDDQ. Description. Applications. On-Demand Power Control Logic.
Low Dropout Regulator with On-Demand Power for DDR Memory VDDQ PSG2410 DATA SHEET Preliminary Features Configurable On-Demand Power algorithm to adaptively scale regulated output voltage in correlation
More informationIS31FL CHANNELS LED DRIVER. February 2018
36 CHANNELS LED DRIVER GENERAL DESCRIPTION IS31FL3236 is comprised of 36 constant current channels each with independent PWM control, designed for driving LEDs. The output current of each channel can be
More informationSGM8551XN Single-Supply, Single Rail-to-Rail I/O Precision Operational Amplifier
PRODUCT DESCRIPTION The SGM8551XN is a single rail-to-rail input and output precision operational amplifier which has low input offset voltage, and bias current. It is guaranteed to operate from 2.5V to
More informationSP483E. Enhanced Low EMI Half-Duplex RS-485 Transceiver
SP483E Enhanced Low EMI Half-Duplex RS-485 Transceiver +5V Only Low Power BiCMOS Driver / Receiver Enable for Multi-Drop Configurations Enhanced ESD Specifications: +/-15kV Human Body Model +/-15kV IEC61000-4-2
More informationDual, Ultralow Distortion, Ultralow Noise Op Amp AD8599
Dual, Ultralow Distortion, Ultralow Noise Op Amp FEATURES Low noise: 1 nv/ Hz at 1 khz Low distortion: 5 db THD @ khz
More informationZero Drift, Digitally Programmable Instrumentation Amplifier AD8231-EP OP FUNCTIONAL BLOCK DIAGRAM FEATURES ENHANCED PRODUCT FEATURES
Zero Drift, Digitally Programmable Instrumentation Amplifier AD8231-EP FEATURES Digitally/pin-programmable gain G = 1, 2, 4, 8, 16, 32, 64, or 128 Specified from 55 C to +125 C 5 nv/ C maximum input offset
More informationConstant Current LED Driver
Solved by SP7618 TM Constant Current LED Driver FEATURES Very low dropout voltage (100mV @ 1A) Accurate current regulation down to dropout voltage No external components Built-in current DAC Output current
More informationISL Features. Multi-Channel Buffers Plus V COM Driver. Ordering Information. Applications. Pinout FN Data Sheet December 7, 2005
Data Sheet FN6118.0 Multi-Channel Buffers Plus V COM Driver The integrates eighteen gamma buffers and a single V COM buffer for use in large panel LCD displays of 10 and greater. Half of the gamma channels
More informationINL PLOT REFIN DAC AMPLIFIER DAC REGISTER INPUT CONTROL LOGIC, REGISTERS AND LATCHES
ICm ictm IC MICROSYSTEMS FEATURES 12-Bit 1.2v Low Power Single DAC With Serial Interface and Voltage Output DNL PLOT 12-Bit 1.2v Single DAC in 8 Lead TSSOP Package Ultra-Low Power Consumption Guaranteed
More informationI O 7-BIT POT REGISTER ADDRESS COUNT 7-BIT POT. CODE 64 (40h) DS3503
Rev 1; 3/9 NV, I2C, Stepper Potentiometer General Description The features two synchronized stepping digital potentiometers: one 7-bit potentiometer with RW as its output, and another potentiometer with
More information60V High-Speed Precision Current-Sense Amplifier
EVALUATION KIT AVAILABLE MAX9643 General Description The MAX9643 is a high-speed 6V precision unidirectional current-sense amplifier ideal for a wide variety of power-supply control applications. Its high
More informationPortable Media Players GPS Receivers Hard Disk Drives
XRP6657 1.5A 1.3MHZ SYNCHRONOUS STEP DOWN CONVERTER FEATURES Guaranteed 1.5A Output Current Fixed 1.3MHz frequency PWM Operations Achieve 95% efficiency Input Voltage : 2.5V to 5.5V Adjustable Output Voltages
More informationHigh-Side Measurement CURRENT SHUNT MONITOR
INA39 INA69 www.ti.com High-Side Measurement CURRENT SHUNT MONITOR FEATURES COMPLETE UNIPOLAR HIGH-SIDE CURRENT MEASUREMENT CIRCUIT WIDE SUPPLY AND COMMON-MODE RANGE INA39:.7V to 40V INA69:.7V to 60V INDEPENDENT
More informationKM4110/KM mA, Low Cost, +2.7V & +5V, 75MHz Rail-to-Rail Amplifiers
+ + www.fairchildsemi.com KM411/KM41.5mA, Low Cost, +.7V & +5V, 75MHz Rail-to-Rail Amplifiers Features 55µA supply current 75MHz bandwidth Power down to I s = 33µA (KM41) Fully specified at +.7V and +5V
More informationPortable Media Players Bluetooth Devices Portable Instruments
SP6669 1.5MHZ, 600mA SYNCHRONOUS STEP DOWN CONVERTER FEATURES Up to 600mA Output Current Up to 95% Efficiency 1.5MHz Constant Frequency Operation Low Dropout Operation Mode: 100% Duty Cycle Output Voltages
More informationSeptember 2010 Rev FEATURES. Fig. 1: XRP431L Application Diagram
September 2010 Rev. 1.2.0 GENERAL DESCRIPTION The XRP431L is a three-terminal adjustable shunt voltage regulator providing a highly accurate bandgap reference. The XRP431L acts as an open-loop error amplifier
More informationLTC Bit Rail-to-Rail Micropower DAC in MSOP Package FEATURES
12-Bit Rail-to-Rail Micropower DAC in MSOP Package FEATURES Buffered True Rail-to-Rail Voltage Output Maximum DNL Error:.5LSB 12-Bit Resolution Supply Operation: 3V to 5V Output Swings from V to V REF
More informationCDK bit, 250 MSPS A/D Converter with Demuxed Outputs
CDK1301 8-bit, 250 MSPS A/D Converter with Demuxed Outputs FEATURES n TTL/CMOS/PECL input logic compatible n High conversion rate: 250 MSPS n Single +5V power supply n Very low power dissipation: 425mW
More informationVery Low Distortion, Dual-Channel, High Precision Difference Amplifier AD8274 FUNCTIONAL BLOCK DIAGRAM +V S FEATURES APPLICATIONS GENERAL DESCRIPTION
Very Low Distortion, Dual-Channel, High Precision Difference Amplifier AD8273 FEATURES ±4 V HBM ESD Very low distortion.25% THD + N (2 khz).15% THD + N (1 khz) Drives 6 Ω loads Two gain settings Gain of
More informationIS31FL3206 IS31FL CHANNEL LED DRIVER; SELECTABLE PWM FREQUENCY. Preliminary Information May 2018
12-CHANNEL LED DRIVER; SELECTABLE PWM FREQUENCY Preliminary Information May 2018 GENERAL DESCRIPTION IS31FL3206 is comprised of 12 constant current channels each with independent PWM control, designed
More information+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
19-1560; Rev 1; 7/05 +2.7V to +5.5V, Low-Power, Triple, Parallel General Description The parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V
More informationCDK bit, 250 MSPS ADC with Demuxed Outputs
CDK1300 8-bit, 250 MSPS ADC with Demuxed Outputs FEATURES n TTL/CMOS/PECL input logic compatible n High conversion rate: 250 MSPS n Single +5V power supply n Very low power dissipation: 310mW n 220MHz
More informationComlinear. CLC1003 Low Distortion, Low Offset, RRIO Amplifier. Comlinear CLC1003 Low Distortion, Low Offset, RRIO Amplifier Rev 1B.
Comlinear CLC Low Distortion, Low Offset, RRIO Amplifier F E A T U R E S n mv max input offset voltage n.5% THD at khz n 5.nV/ Hz input voltage noise >khz n -9dB/-85dB HD/HD at khz, R L =Ω n
More informationZero Drift, Unidirectional Current Shunt Monitor AD8219
Zero Drift, Unidirectional Current Shunt Monitor FEATURES High common-mode voltage range 4 V to 8 V operating.3 V to +85 V survival Buffered output voltage Gain = 6 V/V Wide operating temperature range:
More informationCLOCK DISTRIBUTION CIRCUIT. Features
DATASHEET CLCK DISTRIBUTIN CIRCUIT IDT6P30006A Description The IDT6P30006A is a low-power, eight output clock distribution circuit. The device takes a TCX or LVCMS input and generates eight high-quality
More information6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable
99 Rev ; /99 EVALUATION KIT AVAILABLE 65V/µs, Wideband, High-Output-Current, Single- General Description The // single-ended-todifferential line drivers are designed for high-speed communications. Using
More informationDecember 2012 Rev FEATURES. Fig. 1: XRP7613 Application Diagrams
December 2012 Rev. 1.2.0 GENERAL DESCRIPTION The XRP7613 is a non-synchronous step down converter with integrated FET optimized to drive high power LEDs at up to 1.2A of continuous current. A wide 7.0V
More informationQuad, 12-Bit, Low-Power, 2-Wire, Serial Voltage-Output DAC
19-317; Rev ; 1/ Quad, 1-Bit, Low-Power, -Wire, Serial Voltage-Output General Description The is a quad, 1-bit voltage-output, digitalto-analog converter () with an I C -compatible, -wire interface that
More informationRail-to-Rail, High Output Current Amplifier AD8397
Rail-to-Rail, High Output Current Amplifier FEATURES Dual operational amplifier Voltage feedback Wide supply range from 3 V to 24 V Rail-to-rail output Output swing to within.5 V of supply rails High linear
More informationLow Noise 300mA LDO Regulator General Description. Features
Low Noise 300mA LDO Regulator General Description The id9301 is a 300mA with fixed output voltage options ranging from 1.5V, low dropout and low noise linear regulator with high ripple rejection ratio
More informationFAH4830 Haptic Driver for DC Motors (ERMs) and Linear Resonant Actuators (LRAs)
FAH4830 Haptic Driver for DC Motors (ERMs) and Linear Resonant Actuators (LRAs) Features Direct Drive of ERM and LRA Motors External PWM Input (10 khz to 50 khz) External Motor Enable/Disable Input Internal
More informationGENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM
August 2012 Rev. 1.2.0 GENERAL DESCRIPTION The XRP7659 is a current-mode PWM stepdown (buck) voltage regulator capable of delivering an output current up to 1.5Amps. A wide 4.5V to 18V input voltage range
More informationSP337E 3.3V TO 5V RS-232/RS-485/RS-422 MULTIPROTOCOL TRANSCEIVER
3.3V TO 5V RS-232/RS-485/RS-422 MULTIPROTOCOL TRANSCEIVER DECEMBER 2010 REV. 1.0.1 GENERAL DESCRIPTION The SP337E is a dual mode RS-232/RS-485/RS-422 serial transceiver containing both RS-232 and RS- 485
More information16 Channels LED Driver
16 Channels LED Driver Description The SN3216 is a fun light LED controller with an audio modulation mode. It can store data of 8 frames with internal RAM to play small animations automatically. SN3216
More informationMIC915. Features. General Description. Applications. Ordering Information. Pin Configuration. Pin Description. Dual 135MHz Low-Power Op Amp
MIC915 Dual 135MHz Low-Power Op Amp General Description The MIC915 is a high-speed, unity-gain stable operational amplifier. It provides a gain-bandwidth product of 135MHz with a very low, 2.4mA supply
More informationFeatures. Applications SOT-23-5
135MHz, Low-Power SOT-23-5 Op Amp General Description The is a high-speed, unity-gain stable operational amplifier. It provides a gain-bandwidth product of 135MHz with a very low, 2.4mA supply current,
More informationUNISONIC TECHNOLOGIES CO., LTD M4670 Preliminary CMOS IC
UNISONIC TECHNOLOGIES CO., LTD M4670 Preliminary CMOS IC FITERLESS HIGH EFFICIENCY 3W SWITCHING AUDIO AMPLIFIER DESCRIPTION The M4670 is a fully integrated single-supply, high-efficiency Class D switching
More informationLow-Power, Low-Glitch, Octal 12-Bit Voltage- Output DACs with Serial Interface
9-232; Rev 0; 8/0 Low-Power, Low-Glitch, Octal 2-Bit Voltage- Output s with Serial Interface General Description The are 2-bit, eight channel, lowpower, voltage-output, digital-to-analog converters (s)
More informationIS31FL3235A 28 CHANNELS LED DRIVER. February 2017
28 CHANNELS LED DRIVER GENERAL DESCRIPTION is comprised of 28 constant current channels each with independent PWM control, designed for driving LEDs, PWM frequency can be 3kHz or 22kHz. The output current
More informationFeatures. Applications
PCIe Fanout Buffer 267MHz, 8 HCSL Outputs with 2 Input MUX PrecisionEdge General Description The is a high-speed, fully differential 1:8 clock fanout buffer optimized to provide eight identical output
More informationIS31FL CHANNEL LIGHT EFFECT LED DRIVER. November 2017
6-CHANNEL LIGHT EFFECT LED DRIVER November 2017 GENERAL DESCRIPTION IS31FL3196 is a 6-channel light effect LED driver which features two-dimensional auto breathing mode and an audio modulated display mode.
More information