AS THE MOST fundamental analog building block, the
|
|
- Monica Summers
- 6 years ago
- Views:
Transcription
1 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 2, FEBRUARY Impedance Adapting Compensation for Low-Power Multistage Amplifiers Xiaohong Peng, Member, IEEE, Willy Sansen, Fellow, IEEE, Ligang Hou, Jinhui Wang, and Wuchen Wu Abstract A power-efficient frequency compensation topology, Impedance Adapting Compensation (IAC), is presented in this paper. This IAC topology has, on one hand, a normal Miller capacitor, which is still needed to provide an internal negative feedback loop, and on the other hand, a serial RC impedance as a load to the intermediate stage, improving performance parameters such as stability, gain-bandwidth product and power dissipation. A three-stage IAC amplifier was implemented and fabricated in a 0.35 m CMOS technology. Experiment results show that the implemented IAC amplifier, driving a 150 pf load capacitance, achieved a gain-bandwidth product (GBW) of 4.4 MHz while dissipating only 30 W power with a 1.5 V supply. Index Terms Multistage, amplifier, amplifiers, compensation, low power, low voltage, impedance adapting. I. INTRODUCTION AS THE MOST fundamental analog building block, the high-gain operational amplifier has always been the key element for achieving high performance in advanced analog circuits and systems. However, in CMOS technology, the trend of further scaling down the channel length and supply voltage leads to severely gain reduction and insufficient swing. In this situation, multistage amplifiers have become much more in demand. However, there are several problems and difficulties in implementing a multistage amplifier. As more poles and zeros show up, a multistage amplifier tends to be less stable in a feedback application, which results in disturbing oscillations. Hence, to ensure stability, frequency compensation is always required especially for multistage amplifiers. For this reason, several frequency compensation topologies such as NMC [6] (Nested Miller Compensation), MNMC [7] (Multi-path Nested Miller Compensation) and NGCC [8] (Nested Gm-C Compensation) were developed. Although these topologies can basically solve the problem and make multistage amplifiers practicable, they suffer from serious problems such as enormous power dissipation and bandwidth reduction. Subsequent researches are aimed at how to increase gain-bandwidth Manuscript received June 29, 2010; revised October 06, 2010; accepted October 18, Date of publication November 29, 2010; date of current version January 28, This paper was approved by Associate Editor Kunihiko Iizuka. This work was supported by the China National Science Fund under Grant X. Peng, L. Hou, J. Wang, and W. Wu are with the VLSI and System Laboratories, Electronic Engineering Department, Beijing University of Technology, Beijing , China ( pengxiaohong@bjut.edu.cn). W. Sansen is with the ESAT Laboratory, K. U. Leuven, Leuven 3001, Belgium. Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /JSSC product and decrease power dissipation while applying various frequency compensation schemes. To further improve performance and enrich design methodologies for multistage amplifiers, this paper presents a new frequency compensation topology, Impedance Adapting Compensation (IAC), which effectively extends the gain-bandwidth product (GBW) while minimizing the power dissipation. II. REVIEW For better understanding and comparison, this section reviews some of the existing topologies. In a three-stage NMC amplifier, two Miller capacitors and are attached from the output to each preceding stage respectively, forming two negative feedback loops. They do ensure stability, but tremendously reduce the high-frequency gain. As shown in previous works [3], [4], this Nested Miller Compensation requires a large value of last-stage transconductance, given by (1) For a single-stage amplifier, for the same GBW and specification, a much smaller transconductance is required, given by Expressions (1) and (2) show that for a given GBW and a specific load capacitance, the last stage of a NMC amplifier needs at least 4 times more transconductance compared to a single-stage amplifier. For comparison, a new definition, namely the transconductance efficiency, can be employed, given by According to (3), an amplifier with a larger value of means that for a given capacitive load, the amplifier can achieve a larger GBW or require a smaller transconductance. Hence, it needs less current or power to achieve a given GBW. Applying the definition of transconductance efficiency, it is found that the transconductance efficiency of a single-stage amplifier is always unity, as given by For a NMC amplifier, the last-stage transconductance efficiency alone is not more than 0.25, as given by (2) (3) (4) (5) /$ IEEE
2 446 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 2, FEBRUARY 2011 TABLE I SUMMARY OF DIFFERENT TOPOLOGIES Fig. 1. Impedance Adapting Compensation. Based on the above discussions, it can be thus deduced that no matter what optimization is made and no matter what technology is used, the transconductance efficiency of a NMC amplifier is always limited to a small fraction of unity, and far smaller than that of a single-stage amplifier. Other topologies such as MNMC [7], NGCC [8] and NMCF [10] (Nested Miller Compensation with a Feed-forward stage), were reported with improved performance. However, since the shorting effect of the inner Miller capacitor still exists, the improvement ratios are not more than two. Further studies show that the transconductance efficiencies of these topologies are all insufficient. In Table I, the performance parameters such as achievable gain-bandwidth product and phase margin of different topologies are given. The transconductance efficiencies and their ratios to the Nested Miller Compensation are calculated and listed as well. For better gaging, a single-stage amplifier (Single) and a twostage amplifier with Single Miller Compensation (SMC) are also given in Table I. To substitute a single-stage amplifier for low-power application, a multistage amplifier should at least have its transconductance efficiency to be above unity. With this respect, the designs of low-power multistage amplifiers should better start with frequency compensation topologies that exhibit high transconductance efficiencies. Thus, it is very important to develop more efficient frequency compensation topologies so as to make multistage amplifiers more competitive. III. IMPEDANCE ADAPTING COMPENSATION A. Topology The newly proposed topology employs a serial RC impedance as a frequency compensation element, as shown in Fig. 1. It is named as Impedance Adapting Compensation (IAC). The single transconductance stages,, and make up the conventional three-stage amplifier. The output resistance and the lumped parasitic node capacitance of each single stage are noted by and, respectively. stands for the load capacitance. is a usual Miller capacitor forming a outer negative feedback loop, which is necessary for stabilization. The distinction from the NMC topology is that the inner Miller capacitor is no longer used; instead a serial RC impedance(formed by and ) is added. This serial RC impedance exerts no shorting effect on the last stage, but only acts as a load to the second stage, needing no extra power. In summary, the proposed IAC topology has, on one hand, a normal Miller capacitor which is still needed to provide a negative feedback loop, and on the other hand, a serial RC impedance as a load to the intermediate stage, improving performance such as stability, gain-bandwidth product and power dissipation. To improve as well large signal performance such as slew rate, a feedforward stage, can be optionally included, as shown by dotted lines in Fig. 1. It will be discussed later as well. B. Transfer Function Analytically, the small-signal transfer function of the openloop gain of a three-stage IAC amplifier can be described by a fourth-order expression, given by It is practical to presume that the low-frequency gain of each stage is sufficiently larger than unity, and the compensating capacitances are much larger than the corresponding parasitical capacitances and far smaller than the load capacitance, as given by (6) (7) (8) (9) Based on these assumptions, and by a circuit analyzing on the topology shown in Fig. 1, the frequency factors in (6) can be determined, as follows: (10) (11) (12) (13) (14) (15) Herein, the parameter can be approximated to unity when is much larger than unity, as given by (16)
3 PENG et al.: IMPEDANCE ADAPTING COMPENSATION FOR LOW-POWER MULTISTAGE AMPLIFIERS 447 Fig. 2. A pole-zero distribution of IAC topology. Therefore, in this case, the feedforward stage can be ignored for small-signal analysis. The other two parameters in (6) are the low-frequency gain and the dominant pole, given respectively by (17) (18) Finally, the multiplication of (17) by (18) yields the gainbandwidth product, as given by (19) C. Design Constraints and Stability The design focuses on the pole-zero distribution of the openloop gain transfer function. It is important to properly arrange poles and zeros so as to optimize performance such as gainbandwidth product and phase margin. As multiple poles may be present too closely spaced to each other, the desired single-pole property below unity-gain frequency cannot be obtained easily. Therefore, pole-splitting is usually applied. For NMC topology, to split poles, Miller capacitors are used to form multiple negative feedback loops. However these additional feedback loops overly reduce high-frequency gain, resulting in serious bandwidth reduction or requiring very large transconductance stages which consume much current or power. In contrast, for the IAC topology, a serial RC impedance is used as a simple load of the intermediate stage, carrying out the pole-splitting task without having to short amplification stages. Since capacitor is a lumped parasitic capacitance which is relatively small, frequency can be readily extended to a sufficiently large value by setting appropriately. Similarly, by increasing capacitance, frequency can be tuned to a relatively small value. Thus, separated poles can be obtained. The pole-splitting task is accomplished satisfactorily. The following inequalities can be thus established: (20) Based on (20), finding out all the roots that zeroing the denominator in (6), the non-dominant poles can then be determined: (21) (22) (23) For the numerator, also based on (20), the relations of frequencies can be derived as follows: (24) (25) Thus, by solving the roots that zeroing the numerator in (6), all zeros are obtained, as given by (26) (27) (28) Apparently, as long as conditions (24) and (25) are satisfied, both the left-half-plane (LHP) zero and the right-halfplane (RHP) can be kept at sufficiently higher frequencies, even far higher than the second non-dominant pole. Their influences are thus neglected. Only the LHP zero, located at a relatively low position, provides a visible affect. Based on the discussions above, a pole-zero distribution can be realized, as illustrated by Fig. 2. It is important to notice that the first non-dominant pole and the first LHP zero cancel each other. The other zeros,, and the third non-dominant pole are located at sufficiently high frequencies. Their effects can be neglected. Consequently, the second non-dominant pole is actually the sole element that determines phase margin PM and GBW. This can be thus established as a design constraint, as given by (29) It is known that to ensure stability for an unity-gain feedback application, the phase margin PM must be kept above zero. This can always be satisfied from (29). Nonetheless, to allow a singlepole property below the unity-gain frequency, cannot be lower than, as given by (30) which means that the PM should be larger than 45. Condition (30) reveals that the achievable GBW depends on for a specific last-stage transconductance to drive a specific load. As long as the value of is increased, the GBW can be extended accordingly. This is evidenced as well by checking its last-stage transconductance efficiency : (31)
4 448 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 2, FEBRUARY 2011 Fig. 3. Schematic. which can be made much larger than unity. Usually a PM about 60 is preferred. Hence, the non-dominant pole should be placed at about. Another design constraint that relates to and GBW is thus obtained: (32) Finally, the design constraint for the compensating capacitance can be derived, as given by (33) Fig. 4. Micrograph. D. Slew Rate The output-stage slew rate can be improved by means of bringing in a feedforward stage as shown by dotted lines in Fig. 1. Since is much smaller than and, and is set much larger than unity, the second-stage influence on slew rate can be ignored. Therefore, the first stage limits the overall slew rate SR [3], [4], as given by TABLE II MEASURED RESULTS AND CIRCUIT PARAMETERS (34) Equation (34) indicates that increasing GBW leads to an according improvement on slew rate. It shows also that for a given GBW, the overall slew rate depends on the first-stage operating point, which limits only the swing of the first stage. This enables additional ways of optimization such as seeking the optimum operating points of other stages to fine tune the overall performances and the output swing. E. Implementation A three-stage amplifier using IAC topology was implemented. The schematic is shown in Fig. 3. A folded cascoding OTA is used as the first stage. It consists of transistors M10 M18. Differential pair M11 and M12 determine first-stage transconductance. Transistor M21 M25 provides second-stage transconductance, which is realized through a current mirror. The last-stage transconductance is provided by a nmos transistor M3, while the pmos transistor M30 acts as the feedforward stage. is the Miller capacitor establishing the main internal negative feedback loop. is the load capacitance. and are connected in series as a load to the second stage. It has been found that the accuracy of resistance is not relevant. Simulations confirm that a 20% variation on only causes a phase-margin offset about 2. The amplifier was fabricated in a 0.35 m CMOS process. Its active area is less than 0.02 mm. A micrograph is shown in Fig. 4.
5 PENG et al.: IMPEDANCE ADAPTING COMPENSATION FOR LOW-POWER MULTISTAGE AMPLIFIERS 449 TABLE III LIST OF COMPARISON RESULTS OF DIFFERENT AMPLIFIERS Fig. 6. Measured transient response (Xdiv: 10 S, Ydiv: 0.5 V). Fig. 5. Measured open-loop gain frequency responses. on power and current respectively. The formulas for both smallsignal and large-signal evaluation are given by F. Measured Results The implemented three-stage IAC amplifier was measured for both dc and ac specifications. The measured results and circuit parameters are given in Table II. The frequency characteristic and the transient response are shown in Figs. 5 and 6, respectively. (35) (36) (37) (38) IV. PERFORMANCE COMPARISON Performance comparison is normally conducted by means of using formulas FOM and IFOM, which emphasize particularly Applying these formulas to different amplifiers, the comparison results are obtained and given in Table III. As can be seen, this work, the IAC amplifier, has achieved outstanding improvements.
6 450 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 2, FEBRUARY 2011 V. CONCLUSION A new power-efficient multistage amplifier frequency compensation method, Impedance Adapting Compensation, has been proven to be well suited for low-power low-voltage applications. By means of loading a serial RC impedance to the intermediate stage, performance can be boosted without extra power consumption. Remarkable achievements for both small- and large-signal performance have been reached with an optimized low-power low-voltage three-stage amplifier using this Impedance Adapting Compensation. Xiaohong Peng (S 02 M 04) received the M.S. degree in electronic engineering from the Beijing University of Aeronautics and Astronautics, Beijing, China, in 1985, and the Ph.D. degree in electrical engineering from the Katholieke Universiteit Leuven, Belgium, in He was a Lecturer and an Associate Professor with the Electronic Center, Beijing University of Aeronautics and Astronautics, Beijing, China, from 1985 to During the period , he was an Assistant Researcher with the ESAT-MICAS Laboratories, Katholieke Universiteit Leuven, Belgium. Currently, he is an Associate Professor with the VLSI and System Laboratory, Electronic Engineering Department, Beijing University of Technology, Beijing, China. REFERENCES [1] W. Sansen, Analog Design Essentials. Dordrecht, The Netherlands: Springer, [2] X. Peng and W. Sansen, Nested feedforward gm-stage and nulling resistor plus nested-miller compensation for multistage amplifiers, in Proc. IEEE Custom Integrated Circuits Conf., Orlando, FL, May 2002, pp [3] X. Peng and W. Sansen, AC boosting compensation scheme for lowpower multistage amplifiers, IEEE J. Solid-State Circuits, vol. 39, no. 11, pp , Nov [4] X. Peng and W. Sansen, Transconductance with capacitances feedback compensation for multistage amplifiers, IEEE J. Solid-State Circuits, vol. 40, no. 6, pp , Jun [5] J. Ramos, X. Peng, M. Steyaert, and W. Sansen, Three stage amplifier frequency compensation, in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Lisbon, Portugal, Sep. 2003, pp [6] J. H. Huijsing and D. Linebarger, Low-voltage operational amplifier with rail-to-rail input and output stages, IEEE J. Solid-State Circuits, vol. 20, no. 12, pp , Dec [7] R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing, A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure, IEEE J. Solid-State Circuits, vol. 27, no. 12, pp , Dec [8] F. You, S. H. K. Embabi, and E. Sánchez-Sinencio, Multistage amplifier topologies with nested Gm-C compensation, IEEE J. Solid-State Circuits, vol. 32, no. 12, pp , Dec [9] B. K. Thandri and J. Silva-Martínez, A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors, IEEE J. Solid-State Circuits, vol. 38, no. 2, pp , Feb [10] K. N. Leung and P. K. T. Mok, Analysis of multistage amplifier-frequency compensation, IEEE Trans. Circuits Syst. I, vol. 48, no. 9, pp , Sep [11] K. N. Leung and P. K. T. Mok, Nested Miller compensation in lowpower CMOS design, IEEE Trans. Circuits Syst. II, vol. 48, no. 4, pp , Apr [12] H. T. Ng, R. M. Ziazadeh, and D. J. Allstot, A multistage amplifier technique with embedded frequency compensation, IEEE J. Solid- State Circuits, vol. 34, no. 3, pp , Mar [13] K. N. Leung, P. K. T. Mok, W. H. Ki, and J. K. O. Sin, Three-stage large capacitive load amplifier with damping-factor-control frequency compensation, IEEE J. Solid-State Circuits, vol. 35, no. 2, pp , Feb [14] H. Lee and P. K. T. Mok, Active-feedback frequency-compensation technique for low-power multistage amplifiers, IEEE J. Solid-State Circuits, vol. 38, no. 3, pp , Mar [15] H. Lee, K. N. Leung, and P. K. T. Mok, A dual-path bandwidth extention amplifier topology with dual-loop parallel compensation, IEEE J. Solid-State Circuits, vol. 38, no. 10, pp , Oct [16] B. K. Ahuja, An improved frequency compensation technique for CMOS operational amplifiers, IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp , Dec [17] X. Fan, C. Mishra, and E. Sánchez-Sinencio, Single Miller capacitor compensation technique for low-power multistage amplifiers, IEEE J. Solid-State Circuits, vol. 40, no. 3, pp , Mar [18] R. Yousry and K. Sharaf, AC boosting compensation with zero cancellation for multistage amplifiers, in Proc. 19th Int. Conf. Microelectronics, Cairo, Egypt, Dec. 2007, pp Willy Sansen (M 72 SM 86 F 95 LF 09) received the M.Sc. degree in electrical engineering from the Katholieke Universiteit Leuven, Belgium, in 1967 and the Ph.D. degree in electronics from the University of California, Berkeley, in In 1972 he was appointed by the National Fund of Scientific Research (Belgium) at the ESAT Laboratory of the K.U. Leuven, where he has been a full Professor since During the period he was the head of the Electrical Engineering Department. Between 1984 and 2008 he headed the ESAT- MICAS laboratory on analog design, which counts about 60 members and is mainly active in research projects with industry. He is a member of several boards of directors. In 1978 he was a Visiting Professor at Stanford University, Stanford, CA, in 1981 at the EPFL Lausanne, Switzerland, in 1985 at the University of Pennsylvania, Philadelphia, in 1994 at the T. H. Ulm and in 2004 at Infineon, Villach, Austria. Dr. Sansen is a member of several editorial and program committees of journals and conferences. He is cofounder and organizer of the workshops on Advances in Analog Circuit Design in Europe. He is a member of the executive and program committees of the IEEE ISSCC conference. He was the program chair of the ISSCC 2002 conference and president of the IEEE Solid-State Circuits Society in He has been involved in design automation and in numerous analogue integrated circuit designs for telecommunications, consumer electronics, medical applications and sensors. He has been supervisor of over 60 Ph.D. dissertations in these fields. He has authored and coauthored more than 650 papers in international journals and conference proceedings, and 16 books, including the slide-based book Analog Design Essentials (Springer 2008). Ligang Hou received the B.S. degree in electronic engineering from the Shandong University, Jinan, China, in 2001 and the Ph.D. degree in microelectronics and solid-state electronics from Beijing University of Technology, Beijing, China, in Since 2007, he has been a Lecturer with the VLSI and System Laboratory, Electronic Engineering Department, Beijing University of Technology, Beijing, China. His research interests include VLSI EDA, physical design, and system integration. Jinhui Wang received the B.S. degree in electronic engineering from Hebei University, Hebei, China, in 2004, and the Ph.D. degree in microelectronics and solid-state electronics from Beijing University of Technology, Beijing, China, in From 2005 to 2009, he was a Research Assistant with the VLSI and System Lab, Beijing University of Technology, working on low-power and high-performance digital circuit design. From 2009 to 2010, he was a Visiting Scholar with the High-Performance VLSI/IC Design and Analysis Laboratory, University of Rochester, Rochester, NY, where he was responsible for the 3-D VLSI design and 3-D thermal simulation of vertical cavity surface emitting laser. He has been an Assistant Professor with the College of Electronic Information and
7 PENG et al.: IMPEDANCE ADAPTING COMPENSATION FOR LOW-POWER MULTISTAGE AMPLIFIERS 451 Control Engineering, Beijing University of Technology, Beijing, China, since July His research interests include the areas of low-power, high-performance and variation-tolerant integrated circuit design, multi-threshold voltage integrated circuit design, power gating techniques, estimation model for VLSI performance, and thermal issue in VLSI. He has more than 40 publications and six pending patents in the areas of high-performance integrated circuits and emerging semiconductor technologies. Wuchen Wu received the B.S. degree in electronic engineering from the Beijing University of Technology, Beijing, China, in He was invited to ETH Zürich Eidgenssische Technische Hochschule Zürich as a Visiting Professor from 1992 to He is currently a full Professor with the VLSI and System Laboratory, Electronic Engineering Department, Beijing University of Technology, Beijing, China. His research interests include IGBT reliability, IC design, and system integration.
NOWADAYS, multistage amplifiers are growing in demand
1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi
More informationA low-power four-stage amplifier for driving large capacitive loads
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS Int. J. Circ. Theor. Appl. 214; 42:978 988 Published online 24 January 213 in Wiley Online Library (wileyonlinelibrary.com)..1899 A low-power four-stage
More informationG m /I D based Three stage Operational Amplifier Design
G m /I D based Three stage Operational Amplifier Design Rishabh Shukla SVNIT, Surat shuklarishabh31081988@gmail.com Abstract A nested Gm-C compensated three stage Operational Amplifier is reviewed using
More informationA Review Paper on Frequency Compensation of Transconductance Operational Amplifier (OTA)
A Review Paper on Frequency Compensation of Transconductance Operational Amplifier (OTA) Raghavendra Gupta 1, Prof. Sunny Jain 2 Scholar in M.Tech in LNCT, RGPV University, Bhopal M.P. India 1 Asst. Professor
More informationPerformance Enhanced Op- Amp for 65nm CMOS Technologies and Below
Aldo Pena Perez and F. Maloberti, Performance Enhanced Op- Amp for 65nm CMOS Technologies and Below, IEEE Proceeding of the International Symposium on Circuits and Systems, pp. 21 24, May 212. 2xx IEEE.
More informationPerformance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design
RESEARCH ARTICLE OPEN ACCESS Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design Ankush S. Patharkar*, Dr. Shirish M. Deshmukh** *(Department of Electronics and Telecommunication,
More informationAnalysis of Multistage Amplifier Frequency Compensation
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 48, NO. 9, SEPTEMBER 2001 1041 Analysis of Multistage Amplifier Frequency Compensation Ka Nang Leung and Philip K.
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More informationCMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique
CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique 1 Shailika Sharma, 2 Himani Mittal, 1.2 Electronics & Communication Department, 1,2 JSS Academy of Technical Education,Gr. Noida,
More informationSALLEN-KEY FILTERS USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER
International Journal of Electronics and Communication Engineering and Technology (IJECET) Volume 8, Issue 3, May-June 2017, pp. 52 58, Article ID: IJECET_08_03_006 Available online at http://www.iaeme.com/ijecet/issues.asp?jtypeijecet&vtype8&itype3
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationComparative Analysis of Compensation Techniques for improving PSRR of an OPAMP
Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP 1 Pathak Jay, 2 Sanjay Kumar M.Tech VLSI and Embedded System Design, Department of School of Electronics, KIIT University,
More informationHigh bandwidth low power operational amplifier design and compensation techniques
Graduate Theses and Dissertations Graduate College 2009 High bandwidth low power operational amplifier design and compensation techniques Vaibhav Kumar Iowa State University Follow this and additional
More informationOperational Amplifier with Two-Stage Gain-Boost
Proceedings of the 6th WSEAS International Conference on Simulation, Modelling and Optimization, Lisbon, Portugal, September 22-24, 2006 482 Operational Amplifier with Two-Stage Gain-Boost FRANZ SCHLÖGL
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More informationLecture 2: Non-Ideal Amps and Op-Amps
Lecture 2: Non-Ideal Amps and Op-Amps Prof. Ali M. Niknejad Department of EECS University of California, Berkeley Practical Op-Amps Linear Imperfections: Finite open-loop gain (A 0 < ) Finite input resistance
More informationLow Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation
Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.
More informationMANY PORTABLE devices available in the market, such
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 3, MARCH 2012 133 A 16-Ω Audio Amplifier With 93.8-mW Peak Load Power and 1.43-mW Quiescent Power Consumption Chaitanya Mohan,
More informationA 1-V recycling current OTA with improved gain-bandwidth and input/output range
LETTER IEICE Electronics Express, Vol.11, No.4, 1 9 A 1-V recycling current OTA with improved gain-bandwidth and input/output range Xiao Zhao 1,2, Qisheng Zhang 1,2a), and Ming Deng 1,2 1 Key Laboratory
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationTHE demand for analog circuits which can operate at low
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997 1173 An Improved Tail Current Source for Low Voltage Applications Fan You, Sherif H. K. Embabi, Member, IEEE, J. Francisco Duque-Carrillo,
More information[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design and Performance analysis of Low power CMOS Op-Amp Anand Kumar Singh *1, Anuradha 2, Dr. Vijay Nath 3 *1,2 Department of
More informationSimran Singh Student, School Of ICT Gautam Buddha University Greater Noida
An Ultra Low-Voltage CMOS Self-Biased OTA Simran Singh Student, School Of ICT Gautam Buddha University Greater Noida simransinghh386@gmail.com Priyanka Goyal Faculty Associate, School Of ICT Gautam Buddha
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More information1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS
-3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail
More informationUltra-Low-Voltage Floating-Gate Transconductance Amplifiers
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 1, JANUARY 2001 37 Ultra-Low-Voltage Floating-Gate Transconductance Amplifiers Yngvar Berg, Tor S. Lande,
More informationDESIGN OF TWO-STAGE CLASS AB CASCODE OP-AMP WITH IMPROVED GAIN
DESIGN OF TWO-STAGE CLASS AB CASCODE OP-AMP WITH IMPROVED GAIN 1 B.Hinduja, 2 Dr.G.V. Maha Lakshmi 1 PG Scholar, 2 Professor Department of Electronics and Communication Engineering Sreenidhi Institute
More informationHigh PSRR Low Drop-out Voltage Regulator (LDO)
High PSRR Low Drop-out Voltage Regulator (LDO) Pedro Fernandes Instituto Superior Técnico Electrical Engineering Department Technical University of Lisbon Lisbon, Portugal Email: pf@b52.ist.utl.pt Julio
More informationHigh Gain Amplifier Design for Switched-Capacitor Circuit Applications
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 7, Issue 5, Ver. I (Sep.-Oct. 2017), PP 62-68 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org High Gain Amplifier Design for
More informationDesign of High Gain Two stage Op-Amp using 90nm Technology
Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG
More informationTransconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach
770 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach Anand Veeravalli, Student Member,
More informationDesign of a Capacitor-less Low Dropout Voltage Regulator
Design of a Capacitor-less Low Dropout Voltage Regulator Sheenam Ahmed 1, Isha Baokar 2, R Sakthivel 3 1 Student, M.Tech VLSI, School of Electronics Engineering, VIT University, Vellore, Tamil Nadu, India
More informationDesign and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology
Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Swetha Velicheti, Y. Sandhyarani, P.Praveen kumar, B.Umamaheshrao Assistant Professor, Dept. of ECE, SSCE, Srikakulam, A.P.,
More informationA Compact Folded-cascode Operational Amplifier with Class-AB Output Stage
A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage EEE 523 Advanced Analog Integrated Circuits Project Report Fuding Ge You are an engineer who is assigned the project to design
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationA 2.5V operation Wideband CMOS Active-RC filter for Wireless LAN
, pp.9-13 http://dx.doi.org/10.14257/astl.2015.98.03 A 2.5V operation Wideband CMOS Active-RC filter for Wireless LAN Mi-young Lee 1 1 Dept. of Electronic Eng., Hannam University, Ojeong -dong, Daedeok-gu,
More informationA 100MHz CMOS wideband IF amplifier
A 100MHz CMOS wideband IF amplifier Sjöland, Henrik; Mattisson, Sven Published in: IEEE Journal of Solid-State Circuits DOI: 10.1109/4.663569 1998 Link to publication Citation for published version (APA):
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationA Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient
A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier Abstract Strong inversion operation stops a proposed compact 3V power-efficient rail-to-rail Op-Amp from a lower total supply voltage.
More informationDesign and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.
Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.
More informationDesign of Two-stage High Gain Operational Amplifier Using Current Buffer Compensation for Low Power Applications
Design of Two-stage High Gain Operational Amplifier Using Current Buffer Compensation for Low Power Applications Thesis submitted in partial fulfillment of the requirement for the award of degree of Master
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationA High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower
A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower Chih-Wen Lu, Yen-Chih Shen and Meng-Lieh Sheu Abstract A high-driving class-ab buffer amplifier, which consists of a high-gain
More informationCLASS AB amplifiers have a wide range of applications in
IEEE TRANSATIONS ON IRUITS AND SYSTEMS II: EXPRESS BRIEFS onverting a Three- Pseudo-lass AB Amplifier to a True lass AB Amplifier Punith R. Surkanti, Student Member, IEEE and Paul M. Furth, Senior Member,
More informationEnhanced active feedback technique with dynamic compensation for low-dropout voltage regulator
Analog Integr Circ Sig Process (2013) 75:97 108 DOI 10.1007/s10470-013-0034-x Enhanced active feedback technique with dynamic compensation for low-dropout voltage regulator Chia-Min Chen Chung-Chih Hung
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationA High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology
A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,
More informationTHE increased complexity of analog and mixed-signal IC s
134 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 2, FEBRUARY 1999 An Integrated Low-Voltage Class AB CMOS OTA Ramesh Harjani, Member, IEEE, Randy Heineke, Member, IEEE, and Feng Wang, Member, IEEE
More informationSummary 185. Chapter 4
Summary This thesis describes the theory, design and realization of precision interface electronics for bridge transducers and thermocouples that require high accuracy, low noise, low drift and simultaneously,
More informationBasic distortion definitions
Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion
More informationA Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier
A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier Kehul A. Shah 1, N.M.Devashrayee 2 1(Associative Prof., Department of Electronics and Communication,
More informationA CMOS Low-Voltage, High-Gain Op-Amp
A CMOS Low-Voltage, High-Gain Op-Amp G N Lu and G Sou LEAM, Université Pierre et Marie Curie Case 203, 4 place Jussieu, 75252 Paris Cedex 05, France Telephone: (33 1) 44 27 75 11 Fax: (33 1) 44 27 48 37
More informationPerformance Evaluation of Different Types of CMOS Operational Transconductance Amplifier
Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier Kalpesh B. Pandya 1, Kehul A. shah 2 1 Gujarat Technological University, Department of Electronics & Communication,
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationBasic OpAmp Design and Compensation. Chapter 6
Basic OpAmp Design and Compensation Chapter 6 6.1 OpAmp applications Typical applications of OpAmps in analog integrated circuits: (a) Amplification and filtering (b) Biasing and regulation (c) Switched-capacitor
More informationDRIVEN by the growing demand of battery-operated
1216 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 6, JUNE 2007 An SC Voltage Doubler with Pseudo-Continuous Output Regulation Using a Three-Stage Switchable Opamp Hoi Lee, Member, IEEE, and Philip
More informationImplementation of a Capacitor Less Low Dropout Voltage Regulator on Chip (SOC)
Implementation of a Capacitor Less Low Dropout Voltage Regulator on Chip (SOC) Shailika Sharma M.TECH-Advance Electronics and Communication JSS Academy of Technical Education New Delhi, India Abstract
More informationOperational Amplifier Bandwidth Extension Using Negative Capacitance Generation
Brigham Young University BYU ScholarsArchive All Theses and Dissertations 2006-07-06 Operational Amplifier Bandwidth Extension Using Negative Capacitance Generation Adrian P. Genz Brigham Young University
More informationDesign Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage
Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National
More informationFOR digital circuits, CMOS technology scaling yields an
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1259 A Low-Voltage Folded-Switching Mixer in 0.18-m CMOS Vojkan Vidojkovic, Johan van der Tang, Member, IEEE, Arjan Leeuwenburgh, and Arthur
More informationLow Voltage CMOS op-amp with Rail-to-Rail Input/Output Swing.
ow oltage CMOS op-amp with Rail-to-Rail Input/Output Swing. S Gopalaiah and A P Shivaprasad Electrical Communication Engineering Department Indian Institute of Science Bangalore-56. svg@ece.iisc.ernet.in
More informationDesigning CMOS folded-cascode operational amplifier with flicker noise minimisation
Microelectronics Journal 32 (200) 69 73 Short Communication Designing CMOS folded-cascode operational amplifier with flicker noise minimisation P.K. Chan*, L.S. Ng, L. Siek, K.T. Lau Microelectronics Journal
More informationWhat is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB
Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)
More informationAn Improved Recycling Folded Cascode OTA with positive feedback
An Improved Recycling Folded Cascode OTA with positive feedback S.KUMARAVEL, B.VENKATARAMANI Department of Electronics and Communication Engineering National Institute of Technology Trichy Tiruchirappalli
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationOp-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared
Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared by: Nirav Desai (4280229) 1 Contents: 1. Design Specifications
More informationDesign of a low voltage,low drop-out (LDO) voltage cmos regulator
Design of a low,low drop-out (LDO) cmos regulator Chaithra T S Ashwini Abstract- In this paper a low, low drop-out (LDO) regulator design procedure is proposed and implemented using 0.25 micron CMOS process.
More informationAnalog Integrated Circuits. Lecture 7: OpampDesign
Analog Integrated Circuits Lecture 7: OpampDesign ELC 601 Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina anader@ieee.org maboudina@gmail.com Department of Electronics and Communications Engineering
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationDesign of Rail-to-Rail Op-Amp in 90nm Technology
IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Design of Rail-to-Rail Op-Amp in 90nm Technology P R Pournima M.Tech Electronics
More informationConstant-Gm, Rail-to-Rail Input Stage Operational Amplifier in 0.35μm CMOS
2011 International Conference on Network and Electronics Engineering IPCSIT vol.11 (2011) (2011) IACSIT Press, Singapore Constant-Gm, Rail-to-Rail Input Stage Operational Amplifier in 0.35μm CMOS Ali Hassanzadeh¹,
More informationI. INTRODUCTION II. PROPOSED FC AMPLIFIER
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 9, SEPTEMBER 2009 2535 The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier Rida S. Assaad, Student Member, IEEE, and Jose
More informationAnalog Integrated Circuits Fundamental Building Blocks
Analog Integrated Circuits Fundamental Building Blocks Basic OTA/Opamp architectures Faculty of Electronics Telecommunications and Information Technology Gabor Csipkes Bases of Electronics Department Outline
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationHIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE
HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE * Kirti, ** Dr Jasdeep kaur Dhanoa, *** Dilpreet Badwal Indira Gandhi Delhi Technical University For Women,
More informationDESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT
DESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT 1 P.Sindhu, 2 S.Hanumantha Rao 1 M.tech student, Department of ECE, Shri Vishnu Engineering College for Women,
More informationISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.
DESIGN OF CURRENT CONVEYOR USING OPERATIONAL AMPLIFIER Nidhi 1, Narender kumar 2 1 M.tech scholar, 2 Assistant Professor, Deptt. of ECE BRCMCET, Bahal 1 nidhibajaj44@g mail.com Abstract-- The paper focuses
More informationECEN 474/704 Lab 7: Operational Transconductance Amplifiers
ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)
More informationA Capacitor-less Low Dropout Regulator for Enhanced Power Supply Rejection
IEIE Transactions on Smart Processing and Computing, vol. 4, no. 3, June 2015 http://dx.doi.org/10.5573/ieiespc.2015.4.3.152 152 IEIE Transactions on Smart Processing and Computing A Capacitor-less Low
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationImproved SNR Integrator Design with Feedback Compensation for Modulator
Improved SNR Integrator Design with Feedback Compensation for Modulator 1 Varun Mishra, 2 Abhishek Bora, 3 Vishal Ramola 1 M.Tech Student, 2 M.Tech Student, 3 Assistant Professor 1 VLSI Design, 1 Faculty
More informationDESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR
DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR Jayanthi Vanama and G.L.Sampoorna Trainee Engineer, Powerwave Technologies Pvt. Ltd., R&D India jayanthi.vanama@pwav.com Intern, CONEXANT Systems
More informationDesign technique of broadband CMOS LNA for DC 11 GHz SDR
Design technique of broadband CMOS LNA for DC 11 GHz SDR Anh Tuan Phan a) and Ronan Farrell Institute of Microelectronics and Wireless Systems, National University of Ireland Maynooth, Maynooth,Co. Kildare,
More informationDesign and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology
Design and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology 1 SagarChetani 1, JagveerVerma 2 Department of Electronics and Tele-communication Engineering, Choukasey Engineering College, Bilaspur
More informationDesign of Reconfigurable Baseband Filter. Xin Jin
Design of Reconfigurable Baseband Filter by Xin Jin A thesis submitted to the Graduate Faculty of Auburn University in partial fulfillment of the requirements for the Degree of Master of Science Auburn,
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationWideband Active-RC Channel Selection Filter for 5-GHz Wireless LAN
, pp. 227-236 http://dx.doi.org/10.14257/ijca.2015.8.7.24 Wideband Active-RC Channel Selection Filter for 5-GHz Wireless LAN Mi-young Lee 1 Dept. of Electronic Eng., Hannam University, Ojeong -dong, Daedeok-gu,
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO
More informationA low voltage rail-to-rail operational amplifier with constant operation and improved process robustness
Graduate Theses and Dissertations Graduate College 2009 A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness Rien Lerone Beal Iowa State University Follow
More informationRail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta
1 Rail to Rail Input Amplifier with constant G M and High Frequency Arun Ramamurthy, Amit M. Jain, Anuj Gupta Abstract A rail to rail input, 2.5V CMOS input amplifier is designed that amplifies uniformly
More informationAnalysis of 1=f Noise in CMOS Preamplifier With CDS Circuit
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and
More informationLecture 240 Cascode Op Amps (3/28/10) Page 240-1
Lecture 240 Cascode Op Amps (3/28/10) Page 2401 LECTURE 240 CASCODE OP AMPS LECTURE ORGANIZATION Outline Lecture Organization Single Stage Cascode Op Amps Two Stage Cascode Op Amps Summary CMOS Analog
More informationCascode Bulk Driven Operational Amplifier with Improved Gain
Cascode Bulk Driven Operational Amplifier with Improved Gain A.V.D. Sai Priyanka 1, S. Subba Rao 2 P.G. Student, Department of Electronics and Communication Engineering, VR Siddhartha Engineering College,
More informationLow power high-gain class-ab OTA with dynamic output current scaling
LETTER IEICE Electronics Express, Vol.0, No.3, 6 Low power high-gain class-ab OTA with dynamic output current scaling Youngil Kim a) and Sangsun Lee b) Department Nanoscale Semiconductor Engineering, Hanyang
More informationDesign of Low Voltage, Low Power Rail to Rail Operational Transconductance Amplifier with enhanced Gain and Gain Bandwidth Product
Design of Low Voltage, Low Power Rail to Rail Operational Transconductance Amplifier with enhanced Gain and Gain Bandwidth Product Sakshi Dhuware 1, Mohammed Arif 2 1 M-Tech.4 th sem., GGITS Jabalpur,
More informationDesign of Low Voltage Low Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing.
Design of ow oltage ow Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing. Mr.S..Gopalaiah Bangalore-56. svg@ece.iisc.ernet.in Prof. A. P. Shivaprasad Bangalore-56. aps@ece.iisc.ernet.in Mr. Sukanta
More informationIndex 1. A auto-zero auxiliary input stage 17 input offset storage 16 instrumentation amplifier 76 noise 19 output offset storage 15
About the Authors J.F. (Frerik) Witte was born in Amsterdam, the Netherlands, on March 16, 1979, where he lived until finishing his high school education (Atheneum) at the Pieter Nieuwland College in 1997.
More information