AN ENERGY EFFICIENT TRANSMITTER FOR WIRELESS MEDICAL APPLICATION

Size: px
Start display at page:

Download "AN ENERGY EFFICIENT TRANSMITTER FOR WIRELESS MEDICAL APPLICATION"

Transcription

1 International Journal of Electronics, Communication and Instrumentation Engineering Research and Development (IJECIERD) ISSN X Vol. 3, Issue 1, Mar 2013, TJPRC Pvt. Ltd. AN ENERGY EFFICIENT TRANSMITTER FOR WIRELESS MEDICAL APPLICATION D. JACKULINE MONI 1 & ALPHONSA THOMSON 2 1 Professor, School of electrical Sciences, Karunya University, Coimbatore, India 2 PG Scholar, School of electrical Sciences, Karunya University, Coimbatore, India ABSTRACT An energy-efficient transmitter (TX) for wireless medical applications is presented in this work. It is designed for an output radio frequency of 2.2GHz. Transmitter design mainly consist of a phase-locked loop (PLL) synthesizer with a direct frequency presetting technique and a power amplifier. The Phase-locked loop synthesizer consists of a phase frequency detector, a charge pump, a low pass filter, a voltage controlled oscillator(vco) and a frequency divider circuit. The frequency presetting technique used in the VCO design helps to increase the data rate of communication with low power consumption. The power amplifier is used to amplify the output signal to a sufficient power level which will ensure a transmitted signal to propagate across some distance and be received at the receiver end. The proposed transmitter is designed in 180nm technology using cadence virtuoso analog design environment. From the simulation results, the lock time of the PLL is obtained as 290ns and the transmitter achieved a power output of 1.8dBm at a lower phase noise of -98 1MHz. KEYWORDS: Phase Frequency Detection, Frequency Presetting, Phase Noise, Power Output INTRODUCTION RF transceiver plays an important role in the wireless medical system. Most important application of RF transceiver is in the field of wireless body sensor network applications. In this application particular sensor nodes are attached to the human body and these sensor nodes are used to monitor the vital signals like heart rate, blood flow rate temperature and ECG. After obtaining the required data it will be processed and stored. Then this data will be transmitted through the transmitter by the RF transceiver to the assigned base station. Finally the information received will be sent to the health centre for further diagnosis. When comparing with the normal RF transceivers, the transceiver in medical sensor nodes has more limitations in terms of power consumption and size. The transmitter should be ultra low consumption so that it can operate for a long time period with the limited supply of energy. So the main objective is to present an energy-efficient transmitter with high data rate of communication with low power consumption. Most of the developed transmitters are coming under following three categories. In first category the transmitter is realized in mixer-based frequency up conversion architecture in [2] and [5]. The energy efficiency for this architecture is usually low due to the power hungry mixer and digital-to-analog converter in [3] and [4]. In second one the voltage controlled oscillator(vco) direct modulation architecture is adopted [7]. The direct modulation topology can achieve high data rate at low power consumption [8]. But it have a disadvantage that the VCO carrier frequency is unlocked and the loop cannot suppress the close-in phase noise. Usually in the case of open-loop topology, the periodic relocking of the VCO frequency is required which make the continuous operation difficult. In the third category the transmitter is realized in the phase-locked loop (PLL)-based architecture. The PLL-based topology [9] can improve the communication quality

2 118 D. Jackuline Moni & Alphonsa Thomson because the VCO is always locked by the PLL. The limitation is that the data rate is limited by the loop bandwidth in this topology. So a new transmitter which combines the VCO direct modulation mode and the PLL-based mode is introduced to make good use of their advantages. It consists of following four blocks, PLL synthesizer using direct frequency presetting technique Class-C power amplifier Digital processor Nonvolatile memory (NVM) TRANSMITTER ARCHITECTURE The transmitter is an electronic device propagates an electromagnetic signal which usually with the help of an antenna. An energy efficient transmitter (TX) for medical sensor nodes is proposed in this paper. The transmitter can operate in two modes and they are PLL-based mode and VCO direct modulation mode with ON-OFF keying/frequencyshift keying modulation [15]. It is because of its low-power and low hardware complexity. They are suitable for the design of a smart low-power portable base station. It makes the medical monitoring available at anytime and anywhere. The TX combines the voltage controlled oscillator (VCO) direct modulation mode and the PLL-based mode to make good use of their advantages. Proposed architecture block diagram is shown in Fig. 1. In this architecture, the data rate of the PLL-based mode can be increased by the frequency presetting technique [1] without increasing the bandwidth of the loop. The frequency presetting technique directly preset the frequency of VCO with small initial frequency error. This helps to avoid the tradeoff between the lock-in time and the phase noise. This technique reduces the lock-in time and increase the frequency switching speed. Thus the data rate of the transmitter is increased with low power consumption. Figure 1: Proposed Transmitter Architecture The class-c power amplifier is adopted to save the energy for transmitting. A digital processor is designed to control the operation mode of transmitter. It also help to preset the phase locked loop or voltage controlled oscillator output frequency. An ultra-low- power nonvolatile memory [11] is used. From the chip testing process the control signals and the calibration data is obtained and it is stored. This avoids the redundancy in calibration process and reduces the power consumption. As a result, the transmitter can achieve modulation with a high data rate in a high energy efficiency way.

3 An Energy Efficient Transmitter for Wireless Medical Application 119 The operation of the transmitter can be explained as follows. When the transmitter receives the reset signal for the first time it perform frequency autocalibration. The digital processor measure the VCO output frequency and obtain the relation between output frequency and the presetting signals C and P. After completing the autocalibration the result is stored in the non volatile memory. Then the transmitter sample the information to the external station. In VCO direct modulation PLL is off and the V a is biased to VDD/2. In the PLL based mode after the frequency presetting the low pass filter accurately tunes the frequency of VCO. So the synthesizer can settle down in very short time. The ON-OFF keying modulation can be achieved by switching the control signals V SW1 and V SW2 directly by the baseband signal. The frequency shift keying can be obtained by changing the presetting signals of the VCO and the divide ratio N of the programmable divider. DESIGN AND IMPLEMENTATION OF TRANSMITTER Phase Locked Loop A phase-locked loop(pll) is a closed loop feedback system. It sets fixed phase relationship between the phase of the output clock and the reference clock s phase. The basic block diagram of the PLL is shown in the Fig. 2. In general a PLL consists of five main blocks. They are Phase Detector or Phase Frequency Detector (PD or PFD),Charge Pump (CP), Low Pass Filter (LPF),Voltage Controlled Oscillator (VCO) and Divide by N Counter. Figure 2 : PLL Component Block Diagram The Phase frequency Detector compares the phase and also the frequency difference between the reference clock given and the feedback clock from the VCO. Depending upon the phase and frequency difference, it generates two output signals UP and DOWN. The Charge Pump circuit is used to combine both the outputs of the PFD and it gives a single output. The output of the charge pump circuit is fed to a Low Pass Filter to generate a control voltage. This DC control voltage determines the phase and frequency of the voltage controlled oscillator [15]. If an UP signal is generated then the error voltage at the output of LPF increases. This results in the increase of the output frequency of the VCO. Or else if a DOWN signal is generated then the output frequency of the VCO decreases. Then the output of VCO is fed back to the phase frequency detector in order to recalculate the phase difference.this PLL design required the following equations: Gain of VCO is determined using the equation, KVCO = 2 * 3.14(F MAX F MIN )/(V IN MAX VIN MIN ) (1) F MAX = Maximum operating frequency of VCO (maximum value that the PLL will obtain at lock time) F MIN = VCO minimum operating frequency V INMAX = Maximum input voltage to VCO

4 120 D. Jackuline Moni & Alphonsa Thomson V INMIN = Minimum input voltage to VCO PFD gain is designed using the following equation. KPD = I PUMP /2*3.14 (2) I PUMP = Current of Charge Pump Natural frequency is determined using equation, Wn = (2*3.14*Lock Range) / 4*3.14 = ((KPD*KVCO) / (N*C1)) 1/2 (3) C1 = Value of the largest capacitor Damping factor of PLL is = (Wn /2)*R*C1 (4) Phase Frequency Detector Phase Frequency Detector is a circuit that measures the phase and frequency difference between the signal that comes from the VCO and the reference signal. UP and DOWN are the two output signals of the PFD and its values are determined according to the phase and frequency difference of the input signals Fig. 3 shows a PFD with its inputs and outputs. The output signals of the PFD are fed to the charge pump. Type II PFD is used here which is of almost zero dead zone. Figure 3 : Phase Frequency Detector Charge Pump The inputs to the charge pump are from the phase frequency detector. The charge pump converts the phase or frequency difference information obtained from the PFD into a voltage and this voltage is used for tuning the VCO. Charge pump circuit is used to combine both the outputs of the PFD and give a single output. After this it is given to the input of the filter. The output of the charge pump is a constant current value which should be insensitive to the supply voltage variation. The value of the current always remains same but the polarity changes depending on the output signals from the phase frequency detector.

5 An Energy Efficient Transmitter for Wireless Medical Application 121 Figure 4 : Schematic of Charge Pump The schematic diagram of the charge pump circuit with loop filter is shown in the Fig. 4. The UP and DN are the output signals from the PFD and they are passed through the CP to get single voltage output. Loop Filter The Loop Filter used in this work is a passive loop filter. It consist of two capacitors and one resistor. The output of the filter is a voltage signal that makes the VCO to either increase or decrease its output frequency. The voltage output of the loop filter is determined by the charge of the capacitors. For this case an extra capacitor is added in parallel to the original capacitor and resistor. This capacitor helps to reduce the incoming noise from the previous components and thus reduces the lock time. LC Tank VCO An oscillator is an autonomous system which generates a periodic output without any input. Voltage Controlled Oscillators is the main component that produces the necessary frequency output of the PLL. VCO creates a frequency that matches the reference signal depending on the other PLL components. The data rate of the PLL-based mode is increased using the frequency presetting technique. The frequency presetting technique directly preset the frequency of VCO with small initial frequency error. Thus it eliminate the tradeoff between the lock-in time and the phase noise. This technique reduces the lock-in time and increases the frequency switching speed so that the data rate of the transmitter is increased with low power consumption. (a)

6 122 D. Jackuline Moni & Alphonsa Thomson (b) Figure 5 : LC Tank VCO Using a Presetting Module (a) Architecture (b)presetting Module Used Fig. 4 shows the proposed VCO. It consists of an LC-tank VCO shown in Fig. 4(a) and a presetting module shown in Fig. 4(a) in [1].The LC-tank VCO uses the complementary PMOS and NMOS to reduce the current needed for oscillation. A large inductor L with a high Q value is used to reduce power consumption which in turn result in the increase of loop gain of VCO [12]. Two sets of digital signals C and P which are generated from the digital processor are used to control the output frequency of VCO. The signal P controls capacitance of the LC tank and increases the desired frequency tuning range and lower VCO gain. The presetting module is controlled by a digital signal C[5:0] with the low pass filter output to produce a voltage controlled oscillator control signal. Thus the control signals can accurately preset the output frequency of the VCO and it finely tunes the frequency. Frequency Divider The basic function of the Divider is to reduce the frequency from the VCO into a value that is comparable to the Reference Signal. The divider s purpose is to scale down the frequency from the output of the voltage controlled oscillator so that the system can operate at a frequency that is higher than the reference signal. Thus the VCO has to be designed such that the output of VCO is N times the reference frequency [14]. So the output of the VCO is passed through a divide by N-counter and feedback to the input. A D -flip flop based divider has been chosen for this particular application. Power Amplifier The power amplifier is the final block in the transmit path of a transceiver. Its role is to amplify a signal to a sufficient power level. The power amplifier takes a small-amplitude signal at the output RF frequency as its input and drives a high power representation of the input into a lower impedance load [14]. Generally the load is an antenna having a resistance of 50 ohms. The PA should be able to amplify the signal to transmit signals at powers high enough for the receiver to recover the desired signal. The power level, described in dbm, is given as follows: P (dbm) =10log 10 (P) /.001W (5) Class C power amplifier in fig. 6 is chosen for various reasons. The class C amplifier is biased below its turn-on voltage. The input drives the device on for a small portion, which is less than half of the input cycle. This results a pulsed current in the device. This current is filtered to extract the fundamental frequency component, which is then passed to the resistive load. The output waveform is thus at the fundamental frequency.

7 An Energy Efficient Transmitter for Wireless Medical Application 123 The inductor and capacitor at the output are tuned to resonate at the RF carrier frequency [16]. At the resonant frequency a purely resistive impedance is present which maximizes the current driven to the resistive load. R OPT = (V MAX ) 2 /2P RF. (6) I RF = (2P RF /R OPT ) 1/2. (7) The Fig. 6 shows a differential structure. The drain of each transistor is equally loaded. The differential configuration leads to higher efficiency. The configuration is immune to common-mode signals and prevents any noise from the power supply Figure 6 : Class C Power Amplifier MEASURED RESULTS The proposed design is simulated using 180nm CADENCE software in analog design environment. Component schematics were drawn and simulations were performed on the PFD, divide, VCO and power amplifier in order to examine their functionality. The relation between digital presetting word and the output frequency of the voltage controlled oscillator for particular value of control signal P is measured. Also the output frequency of the VCO for varying control voltage and particular control word C with P set to 0100 is measured and plotted to get the transfer characteristics of the VCO.The VCO results an output frequency of 2.2GHz at 1.8V control voltage. The operating frequency for the simulation of the design is 100MHz with 1.8V as supply voltage. Fig. 7 shows the simulation result of the PFD/CP circuitry when CLKOUT leading that of CLKREF by 2.5ns, which resulting triggering the UP signal in PFD and that will switch the UP transistor in the charge pump(cp) charging up the load capacitor. Figure 7 : Transient Analysis of PFD/CP

8 124 D. Jackuline Moni & Alphonsa Thomson Reference frequency is 100MHz and the VCO output is of about 2.2GHz. So a decade counter is used. Power analysis for the frequency presetting VCO is performed and is obtained as 0.92mW and it is lower when compared to the normal VCO. Transient analysis of the PLL is performed using reference frequency as 100MHz. The lock time for this simulation is obtained as 290ns. It is shown in the fig. 8. Figure 8 : Transient Analysis of PLL The phase noise analysis of the PLL is carried out in the schematic level. The phase noise is found to be - 1MHz and 1GHz. From the power analysis power obtained = 1.52mW. Then calculating the output power in dbm,we get output power as 1.83 dbm. Table 1 : Measured Performance Process PLL phase noise PLL lock in time PA output power VCO PA 0.18um CMOS 1MHz 290ns 1.8 dbm 1mA 1.5mW CONCLUSIONS A 2.2-GHz energy-efficient transmitter for wireless medical applications is presented in this work. The transmitter mainly consist of phase locked loop, Class-C power amplifier, Digital processor and non volatile memory. Voltage controlled oscillator with frequency presetting technique is used in this work. The frequency presetting technique can accurately preset the carrier frequency of the voltage-controlled oscillator and reduce the lock-in time of the PLL synthesizer. This increases the data rate of communication with low power consumption. So a lower lock time of 290ns is obtained. The TX achieves 1.8-dBm output power with lower phase noise of -98 1MHz. The circuits are simulated using 180nm technology in cadence. REFERENCES 1. Qi Zhang, P.Feng, Nanjian Wu, A 2.4ghz Energy Efficient Transmitter For Wireless Medical Application in IEEE Transactions On Biomedical Circuits And Systems, Vol. 5, No. 1, February 2011

9 An Energy Efficient Transmitter for Wireless Medical Application R. van Langevelde, M. van Elzakker, D. van Goor, H. Termeer, J.Moss, and A. J. Davie, An ultra-low-power 868/915 MHz RF transceiver for wireless sensor network applications, in Proc. IEEE Radio Frequency Integrated Circuits Symp., Jun. 2009, pp M. R. Nezhad-Ahmadi, G. Weale, A. El-Agha, D. Griesdorf, and G.Tumbush, A 2 mw 400 MHz RF transceiver SoC in 0.18 umcmos technology for wireless medical applications, in Proc. IEEE Radio Frequency Integrated Circuits Symp., Jun. 2008, pp A. C. W. Wong, G. Kathiresan, C. K. T. Chan, O. Eljamaly, and A. J. Burdett, A 1 V wireless transceiver for an ultra low power SoC for biotelemetry applications, in Proc. IEEE Eur. Solid State Circuits Conf., Sep. 2007, pp N. Boom, W. Rens, and J. Crols, A 5.0 mw 0 dbm FSK transmitter for 315/433 MHz ISM applications in 0.25 um CMOS, in Proc. IEEE European Solid State Circuits Conf., Sep. 2004, pp B. Chi, J. Yao, S. Han, X. Xie, G. Li, and Z. Wang, Low power transceiver analog front end circuits for bidirectional high data rate wireless telemetry, IEEE Trans. Biomed. Eng., vol. 54, no. 7, pp , Jul M.-W. Shen, C.-Y. Lee, and J.-C. Bor, A 4.0-mW 2-Mbps programmable BFSK transmitter for capsule endoscope applications, in Proc. IEEE Asian Solid-State Circuit Conf., Nov. 2005, pp V. Karam, P. H. R. Popplewell, A. Shamim, J. Rogers, and C. Plett, A 6.3 GHz BFSK transmitter with on-chip antenna for self-powered medical sensor applications, in Proc. IEEE Radio Frequency Integrated Circuits Symp., Jun. 2007, pp J. L. Bohorquez, A. P. Chandrakasan, and J. L. Dawson, A 350 um CMOS MSK transmitter and 400 uwook super-regenerative receiver for medical implant communications, in IEEE J. Solid-State Circuits (VLSI Symp. Special Issue), Apr. 2009, pp X. F. Kuang and N. J. Wu, A fast-settling monolithic PLL frequency synthesizer with direct frequency presetting, in ISSCC Dig. Tech. Papers, Feb. 2006, pp P. Feng, Y. Li, and N. J.Wu, An ultra low power non-volatile memory in standard CMOS process for passive RFID Tags, in Proc. IEEE Custom Integrated Circuit Conf., Sep. 2009, pp E. Hegazi, H. Sjoland, and A. A. Abidi, A filtering technique to lower LC oscillator phase noise, IEEE J. Solid- State Circuits, vol. 36, no. 12, pp , Dec T.-H. Lin and Y.-J. Lai, An agile VCO frequency calibration technique for a 10-GHz CMOS PLL, IEEE J. Solid-State Circuits, vol. 42, no. 2, pp , Feb C. Yoo and Q. Huang, A common-gate switched 0.9-W class-e power amplifier with 41% PAE in 0.25-um CMOS, IEEE J. Solid-State Circuits, vol. 36, no. 5, pp , May D. C. Daly and A. P. Chandrakasan, An energy-efficient OOK transceiver for wireless sensor networks, IEEE J. Solid-State Circuits, vol. 42, no. 5, pp , May B. Otis, Y. H. Chee, and J. Rabaey, A 400 uw-rx, 1.6 mw-tx superregenerative transceiver for wireless sensor networks, in Proc. ISSCC Dig. Tech. Papers, Feb. 2006, pp

10

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5 20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,

More information

NEW WIRELESS applications are emerging where

NEW WIRELESS applications are emerging where IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,

More information

Available online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013

Available online at  ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013 Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 64 ( 2013 ) 377 384 International Conference On DESIGN AND MANUFACTURING, IConDM 2013 A Novel Phase Frequency Detector for a

More information

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key

More information

FFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase Locked Loop

FFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase Locked Loop IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X FFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase

More information

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines

More information

ISSN:

ISSN: High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology NEHA K.MENDHE 1, M. N. THAKARE 2, G. D. KORDE 3 Department of EXTC, B.D.C.O.E, Sevagram, India, nehakmendhe02@gmail.com

More information

/$ IEEE

/$ IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for

More information

THE reference spur for a phase-locked loop (PLL) is generated

THE reference spur for a phase-locked loop (PLL) is generated IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and

More information

Design and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM

Design and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM International Journal of Advanced Research Foundation Website: www.ijarf.com, Volume 2, Issue 7, July 2015) Design and Implementation of Phase Locked Loop using Starved Voltage Controlled Oscillator in

More information

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

Phase Locked Loop Design for Fast Phase and Frequency Acquisition Phase Locked Loop Design for Fast Phase and Frequency Acquisition S.Anjaneyulu 1,J.Sreepavani 2,K.Pramidapadma 3,N.Varalakshmi 4,S.Triven 5 Lecturer,Dept.of ECE,SKU College of Engg. & Tech.,Ananthapuramu

More information

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range. Volume 6, Issue 4, April 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of CMOS

More information

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics

More information

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell 1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature

More information

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit

More information

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore

More information

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL IN CMOS TECHNOLOGY L. Majer, M. Tomáška,V. Stopjaková, V. Nagy, and P. Malošek Department of Microelectronics, Slovak Technical University, Ilkovičova 3, Bratislava,

More information

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping

More information

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell Devi Singh Baghel 1, R.C. Gurjar 2 M.Tech Student, Department of Electronics and Instrumentation, Shri G.S. Institute of

More information

20 MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband Radio Jamming Application

20 MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband Radio Jamming Application J Electr Eng Technol Vol. 9, No.?: 742-?, 2014 http://dx.doi.org/10.5370/jeet.2014.9.?.742 ISSN(Print) 1975-0102 ISSN(Online) 2093-7423 20 MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband

More information

A Low Power Single Phase Clock Distribution Multiband Network

A Low Power Single Phase Clock Distribution Multiband Network A Low Power Single Phase Clock Distribution Multiband Network A.Adinarayana Asst.prof Princeton College of Engineering and Technology. Abstract : Frequency synthesizer is one of the important elements

More information

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology

More information

Analysis of phase Locked Loop using Ring Voltage Controlled Oscillator

Analysis of phase Locked Loop using Ring Voltage Controlled Oscillator Analysis of phase Locked Loop using Ring Voltage Controlled Oscillator Abhishek Mishra Department of electronics &communication, suresh gyan vihar university Mahal jagatpura, jaipur (raj.), india Abstract-There

More information

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2

More information

Design of a Frequency Synthesizer for WiMAX Applications

Design of a Frequency Synthesizer for WiMAX Applications Design of a Frequency Synthesizer for WiMAX Applications Samarth S. Pai Department of Telecommunication R. V. College of Engineering Bangalore, India Abstract Implementation of frequency synthesizers based

More information

A Frequency Synthesis of All Digital Phase Locked Loop

A Frequency Synthesis of All Digital Phase Locked Loop A Frequency Synthesis of All Digital Phase Locked Loop S.Saravanakumar 1, N.Kirthika 2 M.E.VLSI DESIGN Sri Ramakrishna Engineering College Coimbatore, Tamilnadu 1 s.saravanakumar21@gmail.com, 2 kirthi.com@gmail.com

More information

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &

More information

Design of CMOS Phase Locked Loop

Design of CMOS Phase Locked Loop 2018 IJSRST Volume 4 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology Design of CMOS Phase Locked Loop Kaviyadharshini Sivaraman PG Scholar, Department of Electrical

More information

Research on Self-biased PLL Technique for High Speed SERDES Chips

Research on Self-biased PLL Technique for High Speed SERDES Chips 3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen

More information

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS

More information

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL 1 Parmjeet Singh, 2 Rekha Yadav, 1, 2 Electronics and Communication Engineering Department D.C.R.U.S.T. Murthal, 1, 2 Sonepat,

More information

A 3-10GHz Ultra-Wideband Pulser

A 3-10GHz Ultra-Wideband Pulser A 3-10GHz Ultra-Wideband Pulser Jan M. Rabaey Simone Gambini Davide Guermandi Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-136 http://www.eecs.berkeley.edu/pubs/techrpts/2006/eecs-2006-136.html

More information

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta

More information

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology Wireless Engineering and Technology, 2011, 2, 102106 doi:10.4236/wet.2011.22014 Published Online April 2011 (http://www.scirp.org/journal/wet) 99 Layout Design of LC VCO with Current Mirror Using 0.18

More information

A SiGe 6 Modulus Prescaler for a 60 GHz Frequency Synthesizer

A SiGe 6 Modulus Prescaler for a 60 GHz Frequency Synthesizer A SiGe 6 Modulus Prescaler for a 6 GHz Frequency Synthesizer Noorfazila Kamal,YingboZhu, Said F. Al-Sarawi, Neil H.E. Weste,, and Derek Abbott The School of Electrical & Electronic Engineering, University

More information

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.

More information

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d Applied Mechanics and Materials Online: 2013-06-27 ISSN: 1662-7482, Vol. 329, pp 416-420 doi:10.4028/www.scientific.net/amm.329.416 2013 Trans Tech Publications, Switzerland A low-if 2.4 GHz Integrated

More information

SiNANO-NEREID Workshop:

SiNANO-NEREID Workshop: SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates

More information

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band

More information

I. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16

I. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16 320 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 56, NO. 2, FEBRUARY 2009 A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors

More information

Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition

Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition P. K. Rout, B. P. Panda, D. P. Acharya and G. Panda 1 Department of Electronics and Communication Engineering, School of Electrical

More information

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,

More information

ISSN:

ISSN: 1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,

More information

Low Power Phase Locked Loop Design with Minimum Jitter

Low Power Phase Locked Loop Design with Minimum Jitter Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant

More information

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,

More information

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design 2016 International Conference on Information Technology Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design Shasanka Sekhar Rout Department of Electronics & Telecommunication

More information

Power Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2

Power Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2 Power Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2 1 PG student, Department of ECE, Vivekanandha College of Engineering for Women. 2 Assistant

More information

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator

More information

Energy Efficient and High Speed Charge-Pump Phase Locked Loop

Energy Efficient and High Speed Charge-Pump Phase Locked Loop Energy Efficient and High Speed Charge-Pump Phase Locked Loop Sherin Mary Enosh M.Tech Student, Dept of Electronics and Communication, St. Joseph's College of Engineering and Technology, Palai, India.

More information

Designing Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance

Designing Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 3, June 2014, PP 18-30 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Designing

More information

Comparative Studies on the Performance of Low Power Transmitters for Wireless Sensor Nodes

Comparative Studies on the Performance of Low Power Transmitters for Wireless Sensor Nodes Journal of Computer Science 5 (2): 140-145, 2009 ISSN 1549-3636 2009 Science Publications Comparative Studies on the Performance of Low Power Transmitters for Wireless Sensor Nodes 1 T. Sasilatha and 2

More information

A 1.2-to-1.4 GHz low-jitter frequency synthesizer for GPS application

A 1.2-to-1.4 GHz low-jitter frequency synthesizer for GPS application Journal of Chongqing University (English Edition) [ISSN 1671-8224] Vol. 12 No. 2 June 2013 doi:10.11835/j.issn.1671-8224.2013.02.008 To cite this article: HU Zheng-fei, HUANG Min-di, ZHANG Li. A 1.2-to-1.4

More information

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September

More information

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M. Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.

More information

A Low Phase Noise LC VCO for 6GHz

A Low Phase Noise LC VCO for 6GHz A Low Phase Noise LC VCO for 6GHz Mostafa Yargholi 1, Abbas Nasri 2 Department of Electrical Engineering, University of Zanjan, Zanjan, Iran 1 yargholi@znu.ac.ir, 2 abbas.nasri@znu.ac.ir, Abstract: This

More information

PHASE-LOCKED loops (PLLs) are widely used in many

PHASE-LOCKED loops (PLLs) are widely used in many IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 149 Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology

More information

High-Performance Analog and RF Circuit Simulation using the Analog FastSPICE Platform at Columbia University. Columbia University

High-Performance Analog and RF Circuit Simulation using the Analog FastSPICE Platform at Columbia University. Columbia University High-Performance Analog and RF Circuit Simulation using the Analog FastSPICE Platform at Columbia University By: K. Tripurari, C. W. Hsu, J. Kuppambatti, B. Vigraham, P.R. Kinget Columbia University For

More information

A Novel High Efficient Six Stage Charge Pump

A Novel High Efficient Six Stage Charge Pump A Novel High Efficient Six Stage Charge Pump based PLL Ms. Monica.B.J.C (Student) Department of ECE (Applied Electronics), Dhanalakshmi Srinivasan college of Engineering, Coimbatore, India. Ms. Yamuna.J

More information

ALTHOUGH zero-if and low-if architectures have been

ALTHOUGH zero-if and low-if architectures have been IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes

More information

Design of CMOS Based PLC Receiver

Design of CMOS Based PLC Receiver Available online at: http://www.ijmtst.com/vol3issue10.html International Journal for Modern Trends in Science and Technology ISSN: 2455-3778 :: Volume: 03, Issue No: 10, October 2017 Design of CMOS Based

More information

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 17, NO. 2, 98~104, APR. 2017 http://dx.doi.org/10.5515/jkiees.2017.17.2.98 ISSN 2234-8395 (Online) ISSN 2234-8409 (Print) CMOS 120 GHz Phase-Locked

More information

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science

More information

Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop

Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop J. Handique, Member, IAENG and T. Bezboruah, Member, IAENG 1 Abstract We analyzed the phase noise of a 1.1 GHz phaselocked loop system for

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design

More information

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute

More information

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas

More information

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Indian Journal of Engineering & Materials Sciences Vol. 17, February 2010, pp. 34-38 Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Bhanu

More information

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS Sang-Min Yoo, Jeffrey Walling, Eum Chan Woo, David Allstot University of Washington, Seattle, WA Submission Highlight A fully-integrated

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report

More information

CMOS Design of Wideband Inductor-Less LNA

CMOS Design of Wideband Inductor-Less LNA IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 8, Issue 3, Ver. I (May.-June. 2018), PP 25-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org CMOS Design of Wideband Inductor-Less

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN620: Network Theory Broadband Circuit Design Fall 2014 ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 7: Phase Detector Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam

More information

Advances In Natural And Applied Sciences Homepage: October; 12(10): pages 1-7 DOI: /anas

Advances In Natural And Applied Sciences Homepage: October; 12(10): pages 1-7 DOI: /anas Advances In Natural And Applied Sciences Homepage: http://www.aensiweb.com/anas/ 2018 October; 12(10): pages 1-7 DOI: 10.22587/anas.2018.12.10.1 Research Article AENSI Publications Design of CMOS Architecture

More information

VCO Based Injection-Locked Clock Multiplier with a Continuous Frequency Tracking Loop

VCO Based Injection-Locked Clock Multiplier with a Continuous Frequency Tracking Loop IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 13, Issue 4, Ver. I (Jul.-Aug. 2018), PP 26-30 www.iosrjournals.org VCO Based Injection-Locked

More information

DESIGN OF CMOS BASED FM QUADRATURE DEMODULATOR USING 45NM TECHNOLOGY

DESIGN OF CMOS BASED FM QUADRATURE DEMODULATOR USING 45NM TECHNOLOGY DESIGN OF CMOS BASED FM QUADRATURE DEMODULATOR USING 45NM TECHNOLOGY 1 Pardeep Kumar, 2 Rekha Yadav, 1, 2 Electronics and Communication Engineering Department D.C.R.U.S.T. Murthal, 1, 2 Sonepat, 1, 2 Haryana,

More information

Wavedancer A new ultra low power ISM band transceiver RFIC

Wavedancer A new ultra low power ISM band transceiver RFIC Wavedancer 400 - A new ultra low power ISM band transceiver RFIC R.W.S. Harrison, Dr. M. Hickson Roke Manor Research Ltd, Old Salisbury Lane, Romsey, Hampshire, SO51 0ZN. e-mail: roscoe.harrison@roke.co.uk

More information

Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application

Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application Yoonki Lee 1, Jiyong Yoon and Youngsik Kim a Department of Information and Communication Engineering, Handong University E-mail:

More information

INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY

INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Active Low Pass Filter based Efficient DC-DC Converter K.Raashmil *1, V.Sangeetha 2 *1 PG Student, Department of VLSI Design,

More information

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology Xiang Yi, Chirn Chye Boon, Junyi Sun, Nan Huang and Wei Meng Lim VIRTUS, Nanyang Technological

More information

Comparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology

Comparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 4, Ver. I (Jul - Aug. 2015), PP 22-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Comparison And Performance Analysis

More information

Dedication. To Mum and Dad

Dedication. To Mum and Dad Dedication To Mum and Dad Acknowledgment Table of Contents List of Tables List of Figures A B A B 0 1 B A List of Abbreviations Abstract Chapter1 1 Introduction 1.1. Motivation Figure 1. 1 The relative

More information

A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE

A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE MS. V.NIVEDITHA 1,D.MARUTHI KUMAR 2 1 PG Scholar in M.Tech, 2 Assistant Professor, Dept. of E.C.E,Srinivasa Ramanujan Institute

More information

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012 A Performance Comparison of Current Starved VCO and Source Coupled VCO for PLL in 0.18µm CMOS Process Rashmi K Patil, Vrushali G Nasre rashmikpatil@gmail.com, vrushnasre@gmail.com Abstract This paper describes

More information

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology Gagandeep Singh 1, Mandeep Singh Angurana 2 PG Student, Dept. Of Microelectronics, BMS College of Engineering, Sri

More information

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy RFIC2014, Tampa Bay June 1-3, 2014 Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy High data rate wireless networks MAN / LAN PAN ~7GHz of unlicensed

More information

Integrated Circuit Design for High-Speed Frequency Synthesis

Integrated Circuit Design for High-Speed Frequency Synthesis Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency

More information

Hong Kong University of Science and Technology. A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers

Hong Kong University of Science and Technology. A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers Hong Kong University of Science and Technology A -V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers A thesis submitted to The Hong Kong University of Science and Technology in

More information

Design of Dynamic Latched Comparator with Reduced Kickback Noise

Design of Dynamic Latched Comparator with Reduced Kickback Noise Volume 118 No. 17 2018, 289-298 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Design of Dynamic Latched Comparator with Reduced Kickback Noise N

More information

FRACTIONAL-N FREQUENCY SYNTHESIZER DESIGN FOR RFAPPLICATIONS

FRACTIONAL-N FREQUENCY SYNTHESIZER DESIGN FOR RFAPPLICATIONS FRACTIONAL-N FREQUENCY SYNTHESIZER DESIGN FOR RFAPPLICATIONS MUDASSAR I. Y. MEER Department of Electronics and Communication Engineering, Indian Institute of Technology (IIT) Guwahati, Guwahati 781039,India

More information

Transient Response Boosted D-LDO Regulator Using Starved Inverter Based VTC

Transient Response Boosted D-LDO Regulator Using Starved Inverter Based VTC Research Manuscript Title Transient Response Boosted D-LDO Regulator Using Starved Inverter Based VTC K.K.Sree Janani, M.Balasubramani P.G. Scholar, VLSI Design, Assistant professor, Department of ECE,

More information

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications 1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using

More information

Fully integrated CMOS transmitter design considerations

Fully integrated CMOS transmitter design considerations Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with

More information

To learn fundamentals of high speed I/O link equalization techniques.

To learn fundamentals of high speed I/O link equalization techniques. 1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate

More information

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Design technique of broadband CMOS LNA for DC 11 GHz SDR Design technique of broadband CMOS LNA for DC 11 GHz SDR Anh Tuan Phan a) and Ronan Farrell Institute of Microelectronics and Wireless Systems, National University of Ireland Maynooth, Maynooth,Co. Kildare,

More information

Optimization of Digitally Controlled Oscillator with Low Power

Optimization of Digitally Controlled Oscillator with Low Power IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. I (Nov -Dec. 2015), PP 52-57 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Optimization of Digitally Controlled

More information

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni

More information

WITH the growth of data communication in internet, high

WITH the growth of data communication in internet, high 136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan

More information

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer , pp.94-98 http://dx.doi.org/1.14257/astl.216.135.24 A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer Mi-young Lee 1 1 Dept. of Electronic Eng., Hannam University, Ojeong

More information

Designing of Charge Pump for Fast-Locking and Low-Power PLL

Designing of Charge Pump for Fast-Locking and Low-Power PLL Designing of Charge Pump for Fast-Locking and Low-Power PLL Swati Kasht, Sanjay Jaiswal, Dheeraj Jain, Kumkum Verma, Arushi Somani Abstract The specific property of fast locking of PLL is required in many

More information

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY International Journal of Electronics and Communication Engineering (IJECE) ISSN 2278-9901 Vol. 2, Issue 4, Sep 2013, 67-74 IASET ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL

More information

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction

More information