Low-power configurable multiple function gate
|
|
- Merryl Craig
- 6 years ago
- Views:
Transcription
1 Rev. 25 June 20 Preliminary data sheet. General description The is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions MUX, AND, OR, NAND, NOR, inverter and buffer. All inputs can be connected directly to V or GND. This device ensures very low static and dynamic power consumption across the entire V range from 0.7 V to 2.75 V. This device is fully specified for partial power down applications using I OFF. The I OFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2. Features and benefits Wide supply voltage range from 0.7 V to 2.75 V High noise immunity omplies with JEDE standard: JESD8-2A.0 (wide range: 0.8 V to. V) JESD8-2A.0 (normal range:. V to. V) JESD8-A.0 (.4 V to.6 V) JESD8-7A (.65 V to.95 V) JESD8-5A.0 (2. V to 2.7 V) ESD protection: HM ANSI/ESDA/JEDE JS-00 lass 2 exceeds 2 kv DM JESD22-0E exceeds 000 V Low static power consumption; I = 0.6 A (85 maximum) Latch-up performance exceeds 00 ma per JESD 78 lass II Inputs accept voltages up to 2.75 V Low noise overshoot and undershoot < 0 % of V I OFF circuitry provides partial power-down mode operation Multiple package options Specified from 40 to+85
2 . Ordering information Table. Type number 4. Marking Ordering information Package Temperature range Name Description Version GM 40 to +85 XSON6 plastic extremely thin small outline package; no leads; 6 terminals; body mm GN 40 to +85 XSON6 extremely thin small outline package; no leads; 6 terminals; body mm GS 40 to +85 XSON6 extremely thin small outline package; no leads; 6 terminals; body mm SOT886 SOT5 SOT202 Table 2. Marking Type number Marking code [] GM RV GN RV GS RV [] The pin indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram A aad998 Fig. Logic symbol All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 2 of 7
3 6. Pinning information 6. Pinning Fig 2. Pin configuration SOT886 Fig. Pin configuration SOT5 and SOT Pin description Table. Pin description Symbol Pin Description data input GND 2 ground (0 V) A data input 4 data output V 5 supply voltage 6 data input 7. Functional description Table 4. Function table [] Input Output A L L L L L L H L L H L H L H H H H L L L H L H H H H L L H H H H [] H = HIGH voltage level; L = LOW voltage level. All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 of 7
4 7. Logic configurations Table 5. Function selection table Logic function Figure 2-input MUX see Figure 4 2-input AND see Figure 5 2-input OR with one input inverted see Figure 6 2-input NAND with one input inverted see Figure 6 2-input AND with one input inverted see Figure 7 2-input NOR with one input inverted see Figure 7 2-input OR see Figure 8 Inverter see Figure 9 uffer see Figure 0 V V A A aae002 A A aae00 Fig 4. 2-input MUX Fig 5. 2-input AND gate V V A A A aae004 00aae005 Fig 6. 2-input NAND gate with input A inverted or 2-input OR gate with input inverted Fig 7. 2-input NOR gate with input inverted or 2-input AND gate with input inverted V V aae006 00aae007 Fig 8. 2-input OR gate Fig 9. Inverter All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 4 of 7
5 V aae008 Fig 0. uffer 8. Limiting values Table 6. Limiting values In accordance with the Absolute Maximum Rating System (IE 604). Voltages are referenced to GND (ground = 0 V). Symbol Parameter onditions Min Max Unit V supply voltage 0.5. V I IK input clamping current V I <0V 50 - ma V I input voltage [] 0.5. V I OK output clamping current V O <0V 50 - ma V O output voltage Active mode and Power-down mode [] 0.5. V I O output current V O =0 VtoV - 20 ma I supply current - 50 ma I GND ground current 50 - ma T stg storage temperature P tot total power dissipation T amb = 40 to mw [] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 9. Recommended operating conditions Table 7. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter onditions Min Max Unit V supply voltage V V I input voltage V V O output voltage Active mode 0 V V Power-down mode; V = 0 V V T amb ambient temperature All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 5 of 7
6 0. Static characteristics Table 8. Static characteristics V = 0.7 V to 2.75 V, unless otherwise specified; At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter onditions T amb = 40 to +85 Unit Min Typ 25 Max 25 Max 85 V T+ positive-going see Figure and Figure 2 threshold voltage V = 0.75 V to 0.85 V 0.5V V 0.75V V V =. V to.95 V 0.4V - 0.7V 0.7V V V = 2. V to 2.7 V V V T negative-going see Figure and Figure 2 threshold voltage V = 0.75 V to 0.85 V 0.25V V 0.65V V V =. V to.95 V 0.V - 0.6V 0.6V V V = 2. V to 2.7 V V V H hysteresis see Figure and Figure 2 voltage V = 0.75 V to 0.85 V 0.V - 0.5V 0.5V V V =. V to.95 V 0.V - 0.4V 0.4V V V = 2. V to 2.7 V V V OH HIGH-level I O = 20 A V 0.05 V output voltage I O = 00 A; V = 0.75 V V V I O = 2 ma; V =. V V I O = ma; V =.4 V V I O = 4.5 ma; V =.65 V V I O = 8 ma; V = 2. V V V OL LOW-level I O = 20 A V output voltage I O = 00 A; V = 0.75 V V I O = 2 ma; V =. V V I O = ma; V =.4 V V I O = 4.5 ma; V =.65 V V I O = 8 ma; V = 2. V V I I input leakage current V I = 0 V to 2.75 V; V =0Vto2.75V [] - <tbd> A I OFF I OFF power-off leakage current additional power-off leakage current V I or V O = 0 V to 2.75 V; V =0V V I or V O = 0 V to 2.75 V; V =0Vto0.2V [] All typical values are measured at V =.2 V A A I supply current V I = 0 V or V ; I O = 0 A [] - <tbd> A I additional supply V I = V 0.5 V; I O = 0 A; A current V =2.5V All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 6 of 7
7 0. Waveform transfer characteristics V O V I V T+ V T VH V H V T+ V I V O V T mna207 mna208 Fig. Transfer characteristic Fig 2. Definition of V T+, V T, and V H. Dynamic characteristics Table 9. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 9. Symbol Parameter onditions T amb = 25 T amb = 40 to +85 Unit Min Typ [] Max Min Max t pd propagation A, and to ; see Figure [2][] delay V = 0.75 V to 0.85 V ns V =. V to. V ns V =.4 V to.6 V ns V =.65 V to.95 V ns V = 2. V to 2.7 V ns t t transition time V = 2.7 V; see Figure [4] ns I input V I = 0 V or V ; pf capacitance V =0Vto2.75V O output capacitance V O = 0 V; V =0V pf All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 7 of 7
8 Table 9. Dynamic characteristics continued Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 9. Symbol Parameter onditions T amb = 25 T amb = 40 to +85 Unit Min Typ [] Max Min Max PD power dissipation f i = MHz; V I =0 VtoV [5] capacitance V = 0.75 V to 0.85 V pf V =. V to. V pf V =.4 V to.6 V pf V =.65 V to.95 V pf V = 2. V to 2.7 V pf [] All typical values are measured at nominal V. [2] t pd is the same as t PLH and t PHL. [] For additional propagation delay values at different load capacitances see Figure 4 to Figure 8. [4] t t is the same as t THL and t TLH. [5] PD is used to determine the dynamic power dissipation (P D in W). P D = PD V 2 f i N+( L V 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; L = output load capacitance in pf; V = supply voltage in V; N = number of inputs switching; ( L V 2 f o ) = sum of the outputs.. Waveforms and graphs Fig. Measurement points are given in Table 0. V OL and V OH are typical output voltage drops that occur with the output load. Input A, and to output propagation delay times and output transition times Table 0. Measurement points Supply voltage Output Input V V M V M V I t r = t f 0.75 V to 2.75 V 0.5 V 0.5 V V.0 ns All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 8 of 7
9 Fig 4. T amb = 40 to +85 unless otherwise specified. () Minimum: V = 2. V to 2.7 V (2) Typical: T amb = 25 ; V = 2.5 V () Maximum: V = 2. V to 2.7 V Additional propagation delay versus load capacitance Fig 5. T amb = 40 to +85 unless otherwise specified. () Minimum: V =.65 V to.95 V (2) Typical: T amb = 25 ; V =.8 V () Maximum: V =.65 V to.95 V Additional propagation delay versus load capacitance Fig 6. T amb = 40 to +85 unless otherwise specified. () Minimum: V =.4 V to.6 V (2) Typical: T amb = 25 ; V =.5 V () Maximum: V =.4 V to.6 V Additional propagation delay versus load capacitance Fig 7. T amb = 40 to +85 unless otherwise specified. () Minimum: V =. V to. V (2) Typical: T amb = 25 ; V =.2 V () Maximum: V =. V to. V Additional propagation delay versus load capacitance All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 9 of 7
10 T amb = 40 to +85 unless otherwise specified. () Minimum: V = 0.75 V to 0.85 V (2) Typical: T amb = 25 ; V = 0.8 V () Maximum: V = 0.75 V to 0.85 V Fig 8. Additional propagation delay versus load capacitance V EXT V G V I DUT V O RL RT L RL mna66 Fig 9. Test data is given in Table. Definitions for test circuit: R L = Load resistance. L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Test circuit for measuring switching times Table. Test data Supply voltage Load V EXT V L R L t PLH, t PHL t PZH, t PHZ t PZL, t PLZ 0.75 V to 2.75 V 5 pf 0 k 0 V 0 V 2 V All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 0 of 7
11 2. Package outline XSON6: plastic extremely thin small outline package; no leads; 6 terminals; body x.45 x 0.5 mm SOT886 2 b L L 4x (2) e e e 6x (2) A A D E terminal index area Dimensions (mm are the original dimensions) 0 2 mm scale Unit A () A b D E e e L L mm max nom min Outline version SOT Notes. Including plating thickness. 2. an be visible in some manufacturing processes. 0.5 References IE JEDE JEITA MO European projection Issue date sot886_po Fig 20. Package outline SOT886 (XSON6) All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 of 7
12 XSON6: extremely thin small outline package; no leads; 6 terminals; body 0.9 x.0 x 0.5 mm SOT5 2 b (4 ) (2) L L e e e (6 ) (2) A A D E terminal index area Dimensions mm scale Unit A () A b D E e e L L mm max nom min Outline version SOT Note. Including plating thickness. 2. Visible depending upon used manufacturing technology References IE JEDE JEITA European projection Issue date sot5_po Fig 2. Package outline SOT5 (XSON6) All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 2 of 7
13 XSON6: extremely thin small outline package; no leads; 6 terminals; body.0 x.0 x 0.5 mm SOT202 b 2 (4 ) (2) L L e e e (6 ) (2) A A D terminal index area E Dimensions mm scale Unit A () A b D E e e L L mm max nom min Outline version SOT Note. Including plating thickness. 2. Visible depending upon used manufacturing technology References IE JEDE JEITA European projection Issue date sot202_po Fig 22. Package outline SOT202 (XSON6) All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 of 7
14 . Abbreviations Table 2. Acronym DM DUT ESD HM Abbreviations Description harged Device Model Device Under Test ElectroStatic Discharge Human ody Model 4. Revision history Table. Revision history Document ID Release date Data sheet status hange notice Supersedes v Preliminary data sheet - - All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 4 of 7
15 5. Legal information 5. Data sheet status Document status [][2] Product status [] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 5. Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. ustomers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). ustomers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). ustomer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IE 604) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the haracteristics sections of this document is not warranted. onstant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 5 of 7
16 Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 5.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 6. ontact information For more information, please visit: For sales office addresses, please send an to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP.V. 20. All rights reserved. Preliminary data sheet Rev. 25 June 20 6 of 7
17 7. ontents General description Features and benefits Ordering information Marking Functional diagram Pinning information Pinning Pin description Functional description Logic configurations Limiting values Recommended operating conditions Static characteristics Waveform transfer characteristics Dynamic characteristics Waveforms and graphs Package outline Abbreviations Revision history Legal information Data sheet status Definitions Disclaimers Trademarks ontact information ontents Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP.V. 20. All rights reserved. For more information, please visit: For sales office addresses, please send an to: salesaddresses@nxp.com Date of release: 25 June 20 Document identifier:
18 Packaging Information Type Number Orderable Part Number Package Name GM GMH XSON6 GN GNH XSON6 GS GSH XSON6
Single Schmitt trigger buffer
Rev. 11 2 December 2016 Product data sheet 1. General description The provides a buffer function with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined
More informationLow-power configurable multiple function gate
Rev. 8 7 December 2016 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic
More informationDual non-inverting Schmitt trigger with 5 V tolerant input
Rev. 9 15 December 2016 Product data sheet 1. General description The provides two non-inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply
More information1-of-2 decoder/demultiplexer
Rev. 8 2 December 2016 Product data sheet 1. General description The is a with a common output enable. This device buffers the data on input A and passes it to the outputs 1Y (true) and 2Y (complement)
More informationThe 74LVC1G02 provides the single 2-input NOR function.
Rev. 12 29 November 2016 Product data sheet 1. General description The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these
More informationSingle D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.
Rev. 12 5 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More informationHex non-inverting precision Schmitt-trigger
Rev. 4 26 November 2015 Product data sheet 1. General description The is a hex buffer with precision Schmitt-trigger inputs. The precisely defined trigger levels are lying in a window between 0.55 V CC
More information2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.
Rev. 8 7 December 2016 Product data sheet 1. General description The provides a 2-input NAND function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device
More information74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer
Rev. 7 2 December 2016 Product data sheet 1. General description The is a single 2-input multiplexer which select data from two data inputs (I0 and I1) under control of a common data select input (S).
More informationThe 74LVC1G34 provides a low-power, low-voltage single buffer.
Rev. 6 5 December 2016 Product data sheet 1. General description The provides a low-power, low-voltage single buffer. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use
More informationInverter with open-drain output. The 74LVC1G06 provides the inverting buffer.
Rev. 11 28 November 2016 Product data sheet 1. General description The provides the inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices
More informationLow-power configurable multiple function gate
Rev. 9 7 December 2016 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic
More information74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting
Nine wide Schmitt trigger buffer; open drain outputs; inverting Rev. 3 2 October 2017 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information
More informationBuffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.
Rev. 8 23 September 2015 Product data sheet 1. General description The provides two non-inverting buffers. The output of this device is an open drain and can be connected to other open-drain outputs to
More informationHex buffer with open-drain outputs
Rev. 1 19 December 2016 Product data sheet 1. General description The is a hex buffer with open-drain outputs. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low
More informationTriple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.
Rev. 12 15 December 2016 Product data sheet 1. General description The provides three non-inverting buffers. The output of the device is an open-drain and can be connected to other open-drain outputs to
More informationHex inverting HIGH-to-LOW level shifter
Rev. 7 5 February 2016 Product data sheet 1. General description The is a hex inverter with over-voltage tolerant inputs. Inputs are overvoltage tolerant to 15 V. This enables the device to be used in
More informationHEF4002B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Dual 4-input NOR gate
Rev. 4 17 October 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 4-input NOR gate. The outputs are fully buffered for highest noise immunity
More information74LV32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate
Rev. 1 19 December 2018 Product data sheet 1. General description 2. Features and benefits 3. Ordering information Table 1. Ordering information Type number Package The is a quad 2-input OR gate. Inputs
More information74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting
Rev. 5 26 May 2016 Product data sheet 1. General description 2. Features and benefits The is an 8-bit inverting buffer/line driver with Schmitt-trigger inputs and 3-state outputs. The device features two
More informationDual inverting buffer/line driver; 3-state
Rev. 9 15 December 2016 Product data sheet 1. General description The is a dual inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and
More information74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.
Rev. 2 7 December 2016 Product data sheet 1. General description The provides the non-inverting buffer. The output of this device is an open drain and can be connected to other open-drain outputs to implement
More information74AHC1G4212GW. 12-stage divider and oscillator
Rev. 2 26 October 2016 Product data sheet 1. General description is a. It consists of a chain of 12 flip-flops. Each flip-flop divides the frequency of the previous flip-flop by two, consequently the counts
More information74AHC1G04; 74AHCT1G04
Rev. 9 10 March 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74AHC1G04 and 74AHCT1G04 are high-speed Si-gate CMOS devices. They provide an inverting buffer.
More informationHex non-inverting HIGH-to-LOW level shifter
Rev. 4 5 February 2016 Product data sheet 1. General description The is a hex buffer with over-voltage tolerant inputs. Inputs are overvoltage tolerant to 15 V which enables the device to be used in HIGH-to-LOW
More informationQuad 2-input EXCLUSIVE-NOR gate
Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input EXCLUSIVE-NOR gate. The outputs are fully buffered for the highest
More informationQuad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.
Rev. 3 10 January 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The provides four 2-input NAND functions with open-collector outputs. Industrial temperature
More informationHEF4001B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NOR gate
Rev. 9 21 November 2011 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity
More informationHex inverting buffer; 3-state
Rev. 9 18 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a hex inverting buffer with 3-state outputs. The 3-state outputs are controlled by
More informationQuad R/S latch with 3-state outputs
Rev. 10 18 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a quad R/S latch with 3-state outputs, with a common output enable
More information74AHC1G00; 74AHCT1G00
Rev. 7 5 November 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74AHC1G00 and 74AHCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input NAND
More information74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting
Rev. 4 1 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit inverting buffer/line driver with 3-state outputs. The device features two
More information74AHC1G08; 74AHCT1G08
Rev. 7 18 November 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74AHC1G08 and 74AHCT1G08 are high-speed Si-gate CMOS devices. They provide a 2-input AND
More information74AHC1G32; 74AHCT1G32
Rev. 8 18 November 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74AHC1G32 and 74AHCT1G32 are high-speed Si-gate CMOS devices. They provide a 2-input OR
More informationOctal buffer/line driver; inverting; 3-state
Rev. 5 29 February 2016 Product data sheet 1. General description The is an 8-bit inverting buffer/line driver with 3-state outputs. This device can be used as two 4-bit buffers or one 8-bit buffer. It
More information1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.
Rev. 3 16 March 2016 Product data sheet 1. General description The is a 1-of-8 high-speed TTL-compatible FET multiplexer/demultiplexer. The low ON-resistance of the switch allows inputs to be connected
More informationQuad 2-input EXCLUSIVE-NOR gate
Rev. 4 18 July 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input EXCLUSIVE-NOR gate. The outputs are fully buffered for the highest noise
More informationQuad 2-input NAND Schmitt trigger
Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
More informationLow-power configurable multiple function gate
Rev. 8 22 pril 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic
More informationOctal buffer/driver with parity; non-inverting; 3-state
Rev. 6 14 December 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal buffer and line driver with parity generation/checking. The can be used
More information74HC03; 74HCT03. Quad 2-input NAND gate; open-drain output
Rev. 4 27 November 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate with open-drain outputs. Inputs include clamp diodes that
More informationQuad 2-input EXCLUSIVE-NOR gate
Rev. 6 14 March 2017 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information Type number Package The is a quad 2-input EXCLUSIVE-NOR gate.
More information74HC4075; 74HCT General description. 2. Features and benefits. Ordering information. Triple 3-input OR gate
Rev. 3 3 November 2016 Product data sheet 1. General description 2. Features and benefits The is a triple 3-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors
More information74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.
Rev. 5 10 November 2016 Product data sheet 1. General description The provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high. To ensure the high-impedance
More information74AHC1G79-Q100; 74AHCT1G79-Q100
74H1G79-Q100; 74HT1G79-Q100 Rev. 1 16 May 2013 Product data sheet 1. General description 74H1G79-Q100 and 74HT1G79-Q100 are high-speed Si-gate MOS devices. They provide a single positive-edge triggered
More information74AHC1G79; 74AHCT1G79
Rev. 6 23 September 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74AHC1G79 and 74AHCT1G79 are high-speed Si-gate CMOS devices. They provide a single positive-edge
More information74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate
Rev. 4 4 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input EXCLUSIVE-OR gate. Inputs include clamp diodes. This enables the
More information74HC11; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input AND gate
Rev. 6 19 November 2015 Product data sheet 1. General description 2. Features and benefits The is a triple 3-input AND gate. Inputs include clamp diodes. This enables the use of current limiting resistors
More information74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate
Rev. 5 26 May 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 4-input NOR gate. Inputs also include clamp diodes that enable the use of current
More informationQuad 2-input NAND Schmitt trigger
Rev. 8 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
More information16-bit buffer/line driver; 3-state
Rev. 8 3 November 20 Product data sheet. General description The high-performance Bipolar CMOS (BiCMOS) device combines low static and dynamic power dissipation with high speed and high output drive. The
More information4-bit bidirectional universal shift register
Rev. 3 29 November 2016 Product data sheet 1. General description The is a. The synchronous operation of the device is determined by the mode select inputs (S0, S1). In parallel load mode (S0 and S1 HIGH)
More informationLOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion
Rev. 8 18 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The provides six non-inverting buffers with high current output capability
More informationThe 74LVT04 is a high-performance product designed for V CC operation at 3.3 V. The 74LVT04 provides six inverting buffers.
Rev. 2 28 pril 2014 Product data sheet 1. General description The is a high-performance product designed for V CC operation at 3.3 V. The provides six inverting buffers. 2. Features and benefits 3. Ordering
More informationLOCMOS (Local Oxidation CMOS) to DTL/TTL converter HIGH sink current for driving two TTL loads HIGH-to-LOW level logic conversion
Rev. 11 23 June 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The provides six inverting buffers with high current output capability suitable
More information1-of-4 decoder/demultiplexer
Rev. 5 18 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an
More information12-stage binary ripple counter
Rev. 8 17 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset
More information4-bit bidirectional universal shift register
Rev. 3 29 November 2016 Product data sheet 1. General description The is a. The synchronous operation of the device is determined by the mode select inputs (S0, S1). In parallel load mode (S0 and S1 HIGH)
More information74AHC30; 74AHCT30. The 74AHC30; 74AHCT30 provides an 8-input NAND function.
Rev. 4 22 July 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL
More information74AHC1G79-Q100; 74AHCT1G79-Q100
74AHC1G79-Q100; 74AHCT1G79-Q100 Rev. 2 23 September 2014 Product data sheet 1. General description 74AHC1G79-Q100 and 74AHCT1G79-Q100 are high-speed Si-gate CMOS devices. They provide a single positive-edge
More informationHEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register
Rev. 9 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a fully synchronous edge-triggered with eight synchronous parallel
More information74CBTLV General description. 2. Features and benefits. 2-bit bus switch
Rev. 1 7 December 2016 Product data sheet 1. General description The is a 2-bit high-speed bus switch with separate output enable inputs (noe). Each switch is disabled when the associated output enable
More information12-stage shift-and-store register LED driver
Rev. 9 18 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a 12-stage serial shift register. It has a storage latch associated with each stage
More information74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information
Rev. 4 24 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal positive-edge triggered D-type flip-flop. The device features clock (CP)
More informationOctal buffers with 3-state outputs
Rev. 4 29 June 2018 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information Type number Package The is an octal non-inverting buffer with 3-state
More informationHEF4014B-Q General description. 2. Features and benefits. 3. Applications. 8-bit static shift register
Rev. 1 27 February 2013 Product data sheet 1. General description The is a fully synchronous edge-triggered with eight synchronous parallel inputs (D0 to D7). It has a synchronous serial data input (DS),
More informationHEF4518B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual BCD counter
Rev. 7 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a dual 4-bit internally synchronous BCD counter. The counter has
More informationHEF4049B-Q General description. 2. Features and benefits. 3. Applications. Hex inverting buffers
Rev. 3 17 June 2016 Product data sheet 1. General description The provides six inverting buffers with high current output capability suitable for driving TTL or high capacitive loads. Since input voltages
More information74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate
Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors
More informationDual 4-bit static shift register
Rev. 9 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a dual edge-triggered 4-bit static shift register (serial-to-parallel
More information74HC04; 74HCT04. Temperature range Name Description Version 74HC04D 40 C to +125 C SO14 plastic small outline package; 14 leads; body width 74HCT04D
Rev. 5 27 November 2015 Product data sheet 1. General description 2. Features and benefits The is a hex inverter. The inputs include clamp diodes that enable the use of current limiting resistors to interface
More informationDual 4-bit static shift register
Rev. 8 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a dual edge-triggered 4-bit static shift register (serial-to-parallel
More information74ABT General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive edge-trigger
Rev. 2 12 August 2016 Product data sheet 1. General description The high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The is a dual
More informationHEF4014B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 8-bit static shift register
Rev. 10 17 October 2018 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a fully synchronous edge-triggered with eight synchronous parallel inputs (D0 to D7), a
More informationQuad single-pole single-throw analog switch
Rev. 9 19 April 2016 Product data sheet 1. General description The provides four single-pole, single-throw analog switch functions. Each switch has two input/output terminals (ny and nz) and an active
More informationLow-power dual supply buffer/line driver; 3-state
Rev. 2 3 July 2012 Product data sheet 1. General description The is a high-performance, dual supply, low-power, low-voltage, dual buffer/line driver with output enable circuitry. The is designed for logic-level
More information74AHC374-Q100; 74AHCT374-Q100
74AHC374-Q100; 74AHCT374-Q100 Rev. 1 11 March 2014 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified
More information74HCT General description. 2. Features and benefits. 3. Ordering information. Dual non-retriggerable monostable multivibrator with reset
Rev. 3 26 October 2016 Product data sheet 1. General description The is a dual non-retriggerable monostable multivibrator. Each multivibrator features edge-triggered inputs (na and nb), either of which
More information74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:
Rev. 6 26 January 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL.
More information74AHC1G02-Q100; 74AHCT1G02-Q100
74HC1G02-Q100; 74HCT1G02-Q100 Rev. 1 6 November 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74HC1G02-Q100 and 74HCT1G02-Q100 are high-speed Si-gate CMOS
More informationThe CBT3306 is characterized for operation from 40 C to +85 C.
Rev. 7 1 May 2012 Product data sheet 1. General description The dual FET bus switch features independent line switches. Each switch is disabled when the associated output enable (noe) input is HIGH. The
More informationDual 1-of-4 FET multiplexer/demultiplexer. 1OE, 2OE, S0, and S1 select the appropriate B output for the A-input data.
CBT3253 Rev. 3 24 September 2013 Product data sheet 1. General description The CBT3253 is a dual 1-of-4 high-speed TTL-compatible FET multiplexer/demultiplexer. The low ON-resistance of the switch allows
More information74LVC1G86. 1 General description. 2 Features and benefits. 2-input EXCLUSIVE-OR gate
Rev. 2 9 March 207 Product data sheet General description 2 Features and benefits The provides the 2-input EXCLUSIVE-OR function. Inputs can be driven from either 3.3 V or 5 V devices. These features allow
More information16-channel analog multiplexer/demultiplexer
Rev. 8 18 April 2016 Product data sheet 1. General description The is a with four address inputs (A0 to A3), an active LOW enable input (E), sixteen independent inputs/outputs (Y0 to Y15) and a common
More informationVHF variable capacitance diode
Rev. 1 25 March 2013 Product data sheet 1. Product profile 1.1 General description The is a variable capacitance diode, fabricated in planar technology, and encapsulated in the SOD323 (SC-76) very small
More information74LVC1G08. 1 General description. 2 Features and benefits. Single 2-input AND gate
Single -input ND gate Rev. 1 16 January 018 Product data sheet 1 General description Features and benefits The provides one -input ND function. Inputs can be driven from either 3.3 V or 5 V devices. This
More informationHEF4069UB-Q General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Hex inverter
Rev. 2 9 September 214 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a general-purpose hex inverter. Each inverter has a single stage. It operates over a recommended
More informationLogic controlled high-side power switch
Rev. 2 20 June 2018 Product data sheet 1. General description The is a high-side load switch which features a low ON resistance P-channel MOSFET that supports more than 1.5 A of continuous current. It
More information74AHC2G08; 74AHCT2G08
Rev. 6 21 March 2018 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information Type number 74HC2G08DP 74HCT2G08DP 74HC2G08DC 74HCT2G08DC The
More informationBus buffer/line driver; 3-state
Rev. 2 7 December 2015 Product data sheet 1. General description is a high-speed Si-gate CMOS device. It provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationFour planar PIN diode array in SOT363 small SMD plastic package.
Rev. 4 7 March 2014 Product data sheet 1. Product profile 1.1 General description Four planar PIN diode array in SOT363 small SMD plastic package. 1.2 Features and benefits High voltage current controlled
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More information74LVCH16541A. 16-bit buffer/line driver; 3-state
Rev. 3 15 February 2012 Product data sheet 1. General description The is a 16-bit buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs (1OEn and 2OEn).
More information10-stage divider and oscillator
Rev. 3 25 April 2018 Product data sheet 1 General description is a. It consists of a chain of 10 flip-flops. Each flip-flop divides the frequency of the previous flip-flop by two, consequently the counts
More informationTwo elements in series configuration in a small SMD plastic package Low diode capacitance Low diode forward resistance AEC-Q101 qualified
Rev. 2 25 October 2016 Product data sheet 1. Product profile 1.1 General description Two planar PIN diodes in series configuration in a SOT323 small SMD plastic package. 1.2 Features and benefits Two elements
More information74LVT125; 74LVTH General description. 2. Features and benefits. 3.3 V quad buffer; 3-state
Rev. 7 31 May 2016 Product data sheet 1. General description The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low static and dynamic power dissipation
More information10-bit level shifting bus switch with output enable. The CBTD3861 is characterized for operation from 40 C to +85 C.
Rev. 2 21 November 2011 Product data sheet 1. General description The provides ten bits of high-speed TTL-compatible bus switching. The low ON resistance of the switch allows connections to be made with
More information20 V, P-channel Trench MOSFET
5 April 219 Product data sheet 1. General description 2. Features and benefits 3. Applications P-channel enhancement mode Field-Effect Transistor (FET) in a leadless ultra small DFN66-3 (SOT81) Surface-Mounted
More information74HC240; 74HCT240. Octal buffer/line driver; 3-state; inverting
Rev. 4 25 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit inverting buffer/line driver with 3-state outputs. The device can be used
More information