Detector Electronics

Size: px
Start display at page:

Download "Detector Electronics"

Transcription

1 DoE Basic Energy Sciences (BES) Neutron & Photon Detector Workshop August 1-3, 2012 Gaithersburg, Maryland Detector Electronics Detector System Tutorials at or simply web-search spieler detectors More detailed discussions in H. Spieler: Semiconductor Detector Systems, Oxford University Press, 2005

2 2 Many new detector systems require combinations of extreme High event rates Fast Timing High position resolution High energy resolution Single particle detection Although individual characteristics have been implemented, the combination of multiple performance levels often has not been demonstrated. Novel detectors often build on a range of different concepts. They are often viewed as impractical only demonstrated readout systems will be accepted

3 3 Detector Readout Functions Interaction Rates Position Sensing Energy Distribution Timing Some experiments require only one function, but many require a combination. Optimizing i.e. achieving the optimum electrical performance of all components is often not essential. Finding a compromise that achieves the required experiment performance is usually the goal. This does require understanding the experimental goals and cross-coupled contributions often the optimum solution is not the original concept.

4 4 Some Aspects of Function Requirements 1. Interaction Rates Signal-to-noise ratio If the signal-to-noise ratio is too low, counts of noise pulses will be significant Rate capability Count rates are limited by 2. Position Sensing Sensor collection times Electronic bandwidth Data readout rate Sensor segmentation Segment signal distribution Timing interactions at various distances, also within the sensor

5 5 3. Energy Distribution Energy resolution Sensor statistical fluctuations Electronic Noise Digitization accuracy 4. Timing Sensor charge collection time distribution measuring the current pulse may be better than the charge Electronic rise time i.e. bandwidth Changes in detector signal amplitude time walk Transport time fluctuations and jitter Minimum timing requires very different circuitry than energy measurements, but compromises with energy resolution are often practical. Timing variations due to changes in detector signal pulse shape. Timing shifts can also arise in the detector...

6 6 Varying delays in signal amplitude due to x-ray interaction location z 0 : Induced signal current depends on the coupling of the charge by its electric field to the electrode Initially, charge is induced over many strips. As the charge approaches the strips, the signal distributes over fewer strips. When the charge is close to the strips, the signal is concentrated over few strips With small electrodes the magnitude of the induced current increases greatly when the charge is close to the electrode. For x-rays this shifts the pulse arrival Note: Commonly presented energy conservation theories for induced charge are generally wrong. CURRENT (pa) z 0 = 50 m z 0 = 200 m TIME (ns)

7 7 Detector Systems Conflicts and Compromises Fast event rate High-speed electronics Increased electronic noise Degraded signal-to-noise ratio Alternative: Segmentation strips or pixels Reduce the event rate per channel Allows longer shaping time Reduces electronic noise Data readout rate can limit the event rate Record time intervals and on the readout chip assign to events Readout does not have to synchronize with incident hits

8 8 Position Sensing Segmentation strips or pixels Strips yield one-dimensional position sensing Position resolution is determined by strip-pitch and transverse diffusion.

9 9 Position resolution requires a low input impedance of the preamp: Amplifiers must have a low input impedance to reduce transfer of charge through capacitance to neighboring readout channels. C C C C ss ss ss ss STRIP DETECTOR C C C C C b b b b b For electrode pitches that are smaller than the bulk thickness, the capacitance is dominated by the fringing capacitance to the neighboring strips C SS. Example: 1 2 pf/cm for strip pitches of m on Si. The backplane capacitance C b is typically 20% of the strip-to-strip capacitance.

10 The input impedance of the amplifier must be small at the relevant frequencies determined by the pulse shaper. Two different shapers with the same 100 ns peaking time: MAGNITUDE CR-RC SHAPER 100 ns PEAKING TIME MAGNITUDE CR-4RC SHAPER 100 ns PEAKING TIME FREQUENCY (MHz) FREQUENCY (MHz) The CR-RC shaper appears narrower, but reaches to higher frequencies. The frequency range scales inversely with shaping time. Charge-Sensitive preamplifiers are commonly viewed as yielding a large effective input capacitance. In reality, they commonly have an input resistance.

11 11 Pulse Response of a Basic Amplifier A voltage step vi ( t) at the input causes a current step io( t) at the output of the transistor. For the output voltage to change, the capacitance The output voltage changes with a time constant RLCO where R is the output load resistance. L C O at the output must first charge up., FREQUENCY DOMAIN TIME DOMAIN log A A v v0 g m R L g m i Co INPUT OUTPUT V 0 A = 1 v 1 RLCo 0 log V = V 1 exp( t / ) = RLCo 0 ( ) UPPER CUTOFF FREQUENCY 2 f u The time constant corresponds to the upper cutoff frequency : 1 f 2 u

12 Input Impedance of a Charge-Sensitive Amplifier Input impedance Zf Zf Z i ( A 1) A 1 A For no amplifier phase shift, a feedback capacitor will yield a large input capacitance. However, amplifier gain vs. frequency beyond the upper cutoff frequency 0 A i 1 Feedback impedance Z f i C i 1 1 Input Impedance Zi C f 0 0C i Imaginary component vanishes low frequencies ( f < f u ): capacitive input high frequencies ( f > f u ): resistive input f DETECTOR Very many charge-sensitive amplifiers operate in the 90 phase shift regime. Resistive input C d f Q i v i C A f v o 12

13 13 However... Note that the input impedance varies with frequency. Example: cutoff frequencies at 10 khz and 100 MHz, low frequency gain = 10 3 OPEN LOOP GAIN AND PHASE INPUT IMPEDANCE (C f = 1 pf) OPEN LOOP GAIN Av PHASE GAIN PHASE (deg) INPUT IMPEDANCE ( ) PHASE IMPEDANCE PHASE (deg) FREQUENCY (Hz) FREQUENCY (Hz) -100 The relevant frequency range is determined by the frequency passband of the pulse shaper. This is 5 15 MHz for a typical 20 ns shaper, so in this example the ohmic input is effective at much longer shaping times.

14 14 In the resistive regime the input impedance Z i 1, C 0 f where Cf is the feedback capacitance and 0 is the extrapolated unity gain frequency in the 90 phase shift regime. OPEN LOOP GAIN Av PHASE GAIN FREQUENCY (Hz) PHASE (deg) Low-power amplifiers with a gain-bandwidth product much greater than in this example are quite practical, so smaller feedback capacitances are also possible. Time Response of a Charge-Sensitive Amplifier Input resistance and detector capacitance form RC time constant: i i D 1 i C R C 0 f C D

15 15 Crossed strips provide 2-dimensional position sensing x y Fake hits at high rates

16 16 Problem: Ambiguities with multiple simultaneous hits ( ghosting ) HIT GHOST n hits in acceptance field n x-coordinates n y-coordinates n 2 combinations Pixels of which 2 n n are ghosts

17 17 Energy Distribution Pixels are also advantageous in achieving low electronic noise. Equivalent Noise Charge: TS Shaping Time 1 Q i FT e F C F A C n n i S n v d vf f d TS 2 in Spectral noise current density, e.g. in 2eIbias strip length C Detector capacitance strip length en d Amplifier spectral noise voltage density e 2 1 n gm Fi, Fv, F vf "Shape Factors" that are determined by pulse shaper In many applications the noise voltage contribution dominates: The main noise source is within the transistor, forming an output noise current. Transferred to the input, the amplifier spectral noise voltage density e n results from dividing the output noise current by the transistor gain, i.e. the transconductance g. m How does transconductance depend on the current (power) of the input transistor?

18 18 In analog circuitry the current draw is driven by the requirements of noise and speed. dic di D Both depend on transconductance gm (BJT) or gm (FET). dv dv FET transconductance is a non-linear function of current (W =100, L= 0.8 m): BE GS 10-2 TRANSCONDUCTANCE (ms) TRANSCONDUCTANCE (S) DRAIN CURRENT I D (ma) DRAIN CURRENT I D (A) Power efficiency depends on transconductance per unit current g / I. m D

19 19 Measurements on 0.8 m CMOS process for different channel lengths L g m /I D (V -1 ) L= 25.2 m L= 0.8 m I D /W (A/m) For a given device the x-values are proportional to device current. e.g. for W 100 m, I D / W 10 corresponds to a current of 1 ma. Traditional detector front-ends were designed to minimize noise, but accepting a 3 to 5-fold increase in noise reduces power by orders of magnitude!

20 20 Scaling of transistor size to optimize power Procedure: For a small device select the current density for a given gm / I D from plot on previous page. Then increase device width while scaling the device current proportionally (maintain current density). increase transconductance (reduce noise) Minimum noise when C FET C det Q n (e) (capacitive matching) g m /I D = I D (A) 23 Cdet = 10 pf, CFET = 1 ff/ m For larger device widths the increase in capacitance overrides the reduction in noise. This yields minimum noise, but is not most power efficient! For gm / I D 24, minimum noise of 1400 e at 50 A, but for gm / I D 20 a noise level of 1000 e is obtained at 30 A. Given noise level can be achieved at low and high current. 2 1

21 21 Noise Cross-Coupling C C C C ss ss ss ss STRIP DETECTOR C C C C C b b b b b In strip and pixel detectors the noise at the input of an amplifier cross-couples to its neighbors.

22 Cross-Coupling Function in Strip and Pixel Detectors The center amplifier s output noise voltage v no causes a current noise in to flow through its feedback capacitance Cf and the interelectrode capacitances into the neighboring amplifiers, adding to the other amplifiers noise. C b The backplane capacitance attenuates the signal transferred through the strip-to-strip capacitance C. ss The additional noise introduced into the neighbor channels vno 1 vno 1 vno C / C b ss NEIGHBOR 1 MEASUREMENT NEIGHBOR 2 STRIP Z i1 v v v For a backplane capacitance Cb Css /10 the amplifier s noise with contributions from both neighbors increases by 16%. In pixel detectors additional paths must be included. This requires realistic data on pixel-pixel capacitances (often needs tests). i n1 C ss i C n1 f i n1 no1 no no2 C i b b i i n n2 C ss C i f n Z i2 i n2 i C n2 f 22

23 23 Strip Detector Model for Noise Simulations Noise coupled from neighbor channels. Analyze signal and noise in center channel. Includes: a) Noise contributions from neighbor channels b) Signal transfer to neighbor channels c) Noise from distributed strip resistance (+ potential effect of strip inductance) d) Full SPICE model of preamplifiers 1600 Measured Noise of a Module Test beam experiment, so realistic environment: p-strips on n-bulk, BJT input transistor Simulation Results: 1460 el (150 A) 1230 el (300 A) No digital cross-talk Noise [rms el] Noise can be predicted with good accuracy Current in Input Transistor [ A]

24 24 Advantages of Segmentation 1. Segmentation reduces detector capacitance lower noise for given power 2. Segmentation reduces the hit rate per channel longer shaping time, reduce voltage noise 3. Segmentation reduces the leakage current per channel (smaller detector volume) reduced shot noise 4. Segmentation allows higher overall event rates 5. Overall power per unit area can remain fairly constant with the increase in the number of segments, since the power per segment can reduce with smaller segments. Segmentation is a key concept in large-scale detector systems.

25 25 CCD a traditional pixel detector Signal charge deposited in a pixel is read out by shifting it through the neighboring pixels until it reaches the end. It is then transferred to the output amplifier. Multiple excited pixels are transferred sequentially, so all individual pixel signals are read out. Pixels can be very small, but readout is slowed by the sequential succession. Multiple readout column groups with output amplifiers together with increased clock rates can speed up the output. High-rate devices are read out in the MHz regime, which greatly increases the power dissipation. However, at high readout rates the power is dominated by the power loss in the readout clock lines. This is even a problem at sub-mhz rates: SERIAL OUTPUT REGISTER PIXEL ARRAY OUTPUT AMPLIFIER The VXD3 CCD operating at a pixel transfer rate of 200 khz and a clock level of 10 V had peak currents of 1.3 A, leading to potential cross-talk.

26 26 Pixels directly coupled to front-ends offer high rates and low noise The most flexible is the hybrid pixel device: SENSOR CHIP The sensor electrodes are patterned as a checkerboard and a matching two-dimensional array of readout electronics is connected a two-dimensional array of contacts, for example solder bumps. READOUT CHIP BUMP BONDS READOUT CONTROL CIRCUITRY WIRE-BOND PADS FOR DATA OUTPUT, POWER, AND CONTROL SIGNALS via Hybrid pixels allow independent optimization of sensor and readout, e.g. allows non-si sensor. Drawback: Engineering complexity much greater than for common chips.

27 27 Example: ATLAS pixel detector about 10 8 channels The initiating complex pixel design, which has been working reliably. Each pixel cell includes Charge-sensitive-amplifier + shaper per pixel Threshold comparator per pixel Trim-DAC per pixel for fine adjustment of threshold Time-over-threshold analog digitization Test pulse circuitry per pixel (dual range) Buffer memory to accommodate trigger latency Circuitry to mask bad pixels

28 28 ATLAS Pixel Cell DETECTOR PAD CHARGE-SENSING PREAMPLIFIER COMPARATOR LEADING + TRAILING EDGE RAM COLUMN BUS GLOBAL DAC LEVELS SERIAL CONTROL BUS DUAL RANGE CALIBRATION V TH ToT 40 MHz CLOCK FROM CALIBRATION DAC ToT TRIM DAC THRESHOLD TRIM DAC GLOBAL INPUTS AND CONTROL LOGIC 0.25 m CMOS, Q n 170 e 40 W per cell; total power for 2880 pixels: 200 mw (incl. peripheral circuitry)

29 29 Readout Scheme PIXEL CELLS COLUMN BUFFERS CONTENT ADDRESSABLE MEMORY CONTENT ADDRESSABLE MEMORY DATA OUT TRIGGER Pixels continuously active, but don t send signals until struck (self-triggered). Time stamp for struck pixels stored immediately in Content Addressable Memory Data stored in pixel until Level 1 trigger received for stored time stamp.

30 30 ATLAS Pixel Detector Fabrication IC components Pixel size: 50 m x 400 m Pixel IC Pixel IC Size is historical: could be 50 m x 200 m Power per pixel: < 40 W Each chip: 18 columns x 160 pixels (2880 pixels) Module size: 16.4 x 60.4 mm 2 16 front-end chips per module pixels per module Fabricated in 0.25 m CMOS ~ transistors per chip Functional to > 100 Mrad Module Readout IC Support and Test ICs Radiation resistant to higher fluences than strips because low noise provides large performance reserves.

31 31 ATLAS Pixel Module Sensor used as substrate to mount 16 readout ICs READOUT CONTROLLER FLEX HYBRID SENSOR SOLDER BUMPS PIXEL ICs Two-dimensional arrays of solder bump bonds connect ICs to sensor. SENSOR SOLDER BUMP SIGNAL READOUT IC 50 m 400 m

32 32 Threshold dispersion must be smaller than noise. Small feature sizes large threshold dispersion correct with trim DAC Threshold dispersion before and after trimming THRESHOLD (e) THRESHOLD (e) PIXEL NUMBER = ROW + (160 x COLUMN) + (2880 x CHIP) PIXEL NUMBER = ROW + (160 x COLUMN) + (2880 x CHIP) 620 e THRESHOLD (e) 60 e THRESHOLD (e)

33 33 Noise Distribution NOISE (e) PIXEL NUMBER = ROW + (160 x COLUMN) + (2880 x CHIP) Three groups visible: 1. nominal pixels 2. Extended pixels that bridge columns between ICs (spikes every 2880 pixels) 3. Ganged pixels to bridge rows between ICs

34 34 Monolithic Pixels in Standard IC Designs Example: Electron Microscopy (P. Denes et al.) Essentially all charge collected from thin region for good position resolution Electron Detection Detector uses the passive region between the circuit layers and the base. Pixels are small (so there can be more of them, but they are less intelligent than hybrid pixels) But... Radiation damage (electric field in the detection region is not well controlled) Diffusion (because collection region is not depleted)

35 35 Multi-Tier Electronics (aka SOI or 3D ) CMOS Circuitry 7 µm Isolation Oxide Sensor Layer MIT Lincoln Lab 3-Tier Design (FNAL) 3 transistor levels 11 metal layers Accommodate additional circuitry for given pixel size. Also extensive SOI development at KEK (R. Lipton, FNAL)

36 After introduction in high-energy physics (LHC), hybrid pixel devices with complex electronic readouts are now applied in a variety applications, e.g. high-rate x-ray detection and medical imaging. The pixel size is limited by the area required by each electronic readout cell. Pixel sizes of μm are practical today, depending on the complexity of the circuitry required in each pixel. The readout IC requires more area than the pixel array to accommodate the readout control and driver circuitry and additional bond pads for the external connections. Multiple readout ICs are needed to cover more than several cm 2, so in mounting multiple readout ICs on a larger sensor requires that the ICs are designed with small edge areas. Implementing this structure monolithically would be a great simplification and some work has proceeded in this direction. Appropriate cooling can deal with power dissipation, but heating of the sensor should be limited. Electronics associated with each pixel can perform signal acquisition and pulse shaping and also record timing and provide local storage, so readout does not have to synchronize with hit rates. However, pixel readout designs are more complex than strip detector or conventional designs. Requires multiple simulations and independent cross-checks to verify capabilities. 36

37 37 Radiation Damage For x-rays and low-energy gammas the main cause of radiation damage is charge buildup at oxide-si interfaces. The trapped positive charge attracts electrons in the adjacent active Si region. GATE OXIDE Si E ox ELECTRON-HOLE RECOMBINATION ELECTRON INJECTION FROM Si ELECTRON-HOLE PAIRS FORMED BY RADIATION HOLE TRAPS TRAPS CLEARED BY TUNNELING FROM Si adapted from Boesch et al. IEEE Trans. Nucl. Sci (1986) 1191 In detectors this can lead to leakage between adjacent electrodes and in electronics it leads to MOSFET bias shifts ( digital circuit failure).

38 38 MOSFET Threshold Shift vs. Oxide Thickness V / DOSE (V/Mrad) FB V d OXIDE THICKNESS (nm) Saks et al., IEEE Trans Nucl. Sci. NS-31 (1984) 1249 Deep sub-micron MOSFETs have appropriate oxide thicknesses, so their radiation resistance is good. Cross-coupling in the detector may be critical.

39 Grounding A Common Cause of Noise A popular recipe is the star ground, i.e. connecting all ground lines to a common point. Example: Integrated Circuit V+ 39 DETECTOR LOAD The output current is typically orders of magnitude greater than the input current (due to amplifier gain, load impedance). Combining all ground returns in one bond pad creates a shared impedance (inductance of bond wire). The voltage drop due to the output current couples to the input.

40 40 Separating the ground connections by current return paths routes currents away from the common impedance and constrains the extent of the output loop, which tends to carry the highest current. V+ LOAD DETECTOR V-

41 Summary 41 Interplay of many interacting contributions must be understood. Requires understanding the physics of the experiment, detector, readout, rather then merely following recipes. Physics requirements must be translated to engineering parameters. Many details interact, even in conceptually simple designs. For example, analysis in time and frequency domain Single-channel recipes tend to be incomplete. Overall interactions must be considered. Simulations may provide the correct answers, but they should be crosschecked. Multiple equivalent simulations often give different results.

42 Challenges 42 No silver bullets! Systems design is crucial in advanced detectors. It is essential to understand key aspects and their interactions. Key front-end issues don t require detailed electronics knowledge of circuits, but understanding of basic underlying physics is essential. Broad physics education required. U.S. physics departments commonly do not recognize the scientific aspects of instrumentation R&D. Many developments are essentially made as technician efforts, so the simplistic perspective doesn t accept that novel developments require a scientific approach. Emphasis on theory and mathematical techniques neglects understanding of physics and how to apply it to undefined multidimensional problems. Novel detectors often build on a range of different concepts. General detector R&D can build an efficient base for multiple applications.

Semiconductor Detector Systems

Semiconductor Detector Systems Semiconductor Detector Systems Helmuth Spieler Physics Division, Lawrence Berkeley National Laboratory OXFORD UNIVERSITY PRESS ix CONTENTS 1 Detector systems overview 1 1.1 Sensor 2 1.2 Preamplifier 3

More information

Lecture 2. Part 2 (Semiconductor detectors =sensors + electronics) Segmented detectors with pn-junction. Strip/pixel detectors

Lecture 2. Part 2 (Semiconductor detectors =sensors + electronics) Segmented detectors with pn-junction. Strip/pixel detectors Lecture 2 Part 1 (Electronics) Signal formation Readout electronics Noise Part 2 (Semiconductor detectors =sensors + electronics) Segmented detectors with pn-junction Strip/pixel detectors Drift detectors

More information

Readout Electronics. P. Fischer, Heidelberg University. Silicon Detectors - Readout Electronics P. Fischer, ziti, Uni Heidelberg, page 1

Readout Electronics. P. Fischer, Heidelberg University. Silicon Detectors - Readout Electronics P. Fischer, ziti, Uni Heidelberg, page 1 Readout Electronics P. Fischer, Heidelberg University Silicon Detectors - Readout Electronics P. Fischer, ziti, Uni Heidelberg, page 1 We will treat the following questions: 1. How is the sensor modeled?

More information

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker Robert P. Johnson Pavel Poplevin Hartmut Sadrozinski Ned Spencer Santa Cruz Institute for Particle Physics The GLAST Project

More information

CDTE and CdZnTe detector arrays have been recently

CDTE and CdZnTe detector arrays have been recently 20 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 44, NO. 1, FEBRUARY 1997 CMOS Low-Noise Switched Charge Sensitive Preamplifier for CdTe and CdZnTe X-Ray Detectors Claudio G. Jakobson and Yael Nemirovsky

More information

The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance

The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance 26 IEEE Nuclear Science Symposium Conference Record NM1-6 The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance R. Ballabriga, M. Campbell,

More information

Front-End and Readout Electronics for Silicon Trackers at the ILC

Front-End and Readout Electronics for Silicon Trackers at the ILC 2005 International Linear Collider Workshop - Stanford, U.S.A. Front-End and Readout Electronics for Silicon Trackers at the ILC M. Dhellot, J-F. Genat, H. Lebbolo, T-H. Pham, and A. Savoy Navarro LPNHE

More information

The DMILL readout chip for the CMS pixel detector

The DMILL readout chip for the CMS pixel detector The DMILL readout chip for the CMS pixel detector Wolfram Erdmann Institute for Particle Physics Eidgenössische Technische Hochschule Zürich Zürich, SWITZERLAND 1 Introduction The CMS pixel detector will

More information

The Architecture of the BTeV Pixel Readout Chip

The Architecture of the BTeV Pixel Readout Chip The Architecture of the BTeV Pixel Readout Chip D.C. Christian, dcc@fnal.gov Fermilab, POBox 500 Batavia, IL 60510, USA 1 Introduction The most striking feature of BTeV, a dedicated b physics experiment

More information

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips

Strip Detectors. Principal: Silicon strip detector. Ingrid--MariaGregor,SemiconductorsasParticleDetectors. metallization (Al) p +--strips Strip Detectors First detector devices using the lithographic capabilities of microelectronics First Silicon detectors -- > strip detectors Can be found in all high energy physics experiments of the last

More information

X-ray Detectors: What are the Needs?

X-ray Detectors: What are the Needs? X-ray Detectors: What are the Needs? Sol M. Gruner Physics Dept. & Cornell High Energy Synchrotron Source (CHESS) Ithaca, NY 14853 smg26@cornell.edu 1 simplified view of the Evolution of Imaging Synchrotron

More information

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and

More information

UFSD: Ultra-Fast Silicon Detector

UFSD: Ultra-Fast Silicon Detector UFSD: Ultra-Fast Silicon Detector Basic goals of UFSD (aka Low-Gain Avalanche Diode) A parameterization of time resolution State of the art How to do better Overview of the sensor design Example of application

More information

CMOS Detectors Ingeniously Simple!

CMOS Detectors Ingeniously Simple! CMOS Detectors Ingeniously Simple! A.Schöning University Heidelberg B-Workshop Neckarzimmern 18.-20.2.2015 1 Detector System on Chip? 2 ATLAS Pixel Module 3 ATLAS Pixel Module MCC sensor FE-Chip FE-Chip

More information

Effect of Aging on Power Integrity of Digital Integrated Circuits

Effect of Aging on Power Integrity of Digital Integrated Circuits Effect of Aging on Power Integrity of Digital Integrated Circuits A. Boyer, S. Ben Dhia Alexandre.boyer@laas.fr Sonia.bendhia@laas.fr 1 May 14 th, 2013 Introduction and context Long time operation Harsh

More information

Studies on MCM D interconnections

Studies on MCM D interconnections Studies on MCM D interconnections Speaker: Peter Gerlach Department of Physics Bergische Universität Wuppertal D-42097 Wuppertal, GERMANY Authors: K.H.Becks, T.Flick, P.Gerlach, C.Grah, P.Mättig Department

More information

arxiv: v2 [physics.ins-det] 14 Jul 2015

arxiv: v2 [physics.ins-det] 14 Jul 2015 April 11, 2018 Compensation of radiation damages for SOI pixel detector via tunneling arxiv:1507.02797v2 [physics.ins-det] 14 Jul 2015 Miho Yamada 1, Yasuo Arai and Ikuo Kurachi Institute of Particle and

More information

http://clicdp.cern.ch Hybrid Pixel Detectors with Active-Edge Sensors for the CLIC Vertex Detector Simon Spannagel on behalf of the CLICdp Collaboration Experimental Conditions at CLIC CLIC beam structure

More information

Final Results from the APV25 Production Wafer Testing

Final Results from the APV25 Production Wafer Testing Final Results from the APV Production Wafer Testing M.Raymond a, R.Bainbridge a, M.French b, G.Hall a, P. Barrillon a a Blackett Laboratory, Imperial College, London, UK b Rutherford Appleton Laboratory,

More information

UFSD: Ultra-Fast Silicon Detector

UFSD: Ultra-Fast Silicon Detector UFSD: Ultra-Fast Silicon Detector Basic goals of UFSD A parameterization of time resolution State of the art How to do better Overview of the sensor design First Results Nicolo Cartiglia with M. Baselga,

More information

Single Photon Counting in the Visible

Single Photon Counting in the Visible Single Photon Counting in the Visible OUTLINE System Definition DePMOS and RNDR Device Concept RNDR working principle Experimental results Gatable APS devices Achieved and achievable performance Conclusions

More information

Chromatic X-Ray imaging with a fine pitch CdTe sensor coupled to a large area photon counting pixel ASIC

Chromatic X-Ray imaging with a fine pitch CdTe sensor coupled to a large area photon counting pixel ASIC Chromatic X-Ray imaging with a fine pitch CdTe sensor coupled to a large area photon counting pixel ASIC R. Bellazzini a,b, G. Spandre a*, A. Brez a, M. Minuti a, M. Pinchera a and P. Mozzo b a INFN Pisa

More information

A Readout ASIC for CZT Detectors

A Readout ASIC for CZT Detectors A Readout ASIC for CZT Detectors L.L.Jones a, P.Seller a, I.Lazarus b, P.Coleman-Smith b a STFC Rutherford Appleton Laboratory, Didcot, OX11 0QX, UK b STFC Daresbury Laboratory, Warrington WA4 4AD, UK

More information

Introduction. Chapter 1

Introduction. Chapter 1 1 Chapter 1 Introduction During the last decade, imaging with semiconductor devices has been continuously replacing conventional photography in many areas. Among all the image sensors, the charge-coupled-device

More information

Muon detection in security applications and monolithic active pixel sensors

Muon detection in security applications and monolithic active pixel sensors Muon detection in security applications and monolithic active pixel sensors Tracking in particle physics Gaseous detectors Silicon strips Silicon pixels Monolithic active pixel sensors Cosmic Muon tomography

More information

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known

More information

Design and characterisation of a capacitively coupled HV-CMOS sensor for the CLIC vertex detector

Design and characterisation of a capacitively coupled HV-CMOS sensor for the CLIC vertex detector CLICdp-Pub-217-1 12 June 217 Design and characterisation of a capacitively coupled HV-CMOS sensor for the CLIC vertex detector I. Kremastiotis 1), R. Ballabriga, M. Campbell, D. Dannheim, A. Fiergolski,

More information

CAFE: User s Guide, Release 0 26 May 1995 page 18. Figure 13. Calibration network schematic. p-strip readout IC

CAFE: User s Guide, Release 0 26 May 1995 page 18. Figure 13. Calibration network schematic. p-strip readout IC CAFE: User s Guide, Release 0 26 May 1995 page 18 Figure 13. Calibration network schematic. p-strip readout IC CAFE: User s Guide, Release 0 26 May 1995 page 17 Figure 12. Calibration network schematic.

More information

Status of Front End Development

Status of Front End Development Status of Front End Development Progress of CSA and ADC studies Tim Armbruster tim.armbruster@ziti.uni-heidelberg.de CBM-XYTER Family Planning Workshop Schaltungstechnik und 05.12.2008 Introduction Previous

More information

Pulse Shape Analysis for a New Pixel Readout Chip

Pulse Shape Analysis for a New Pixel Readout Chip Abstract Pulse Shape Analysis for a New Pixel Readout Chip James Kingston University of California, Berkeley Supervisors: Daniel Pitzl and Paul Schuetze September 7, 2017 1 Table of Contents 1 Introduction...

More information

Signal-to. to-noise with SiGe. 7 th RD50 Workshop CERN. Hartmut F.-W. Sadrozinski. SCIPP UC Santa Cruz. Signal-to-Noise, SiGe 1

Signal-to. to-noise with SiGe. 7 th RD50 Workshop CERN. Hartmut F.-W. Sadrozinski. SCIPP UC Santa Cruz. Signal-to-Noise, SiGe 1 Signal-to to-noise with SiGe 7 th RD50 Workshop CERN SCIPP UC Santa Cruz Signal-to-Noise, SiGe 1 Technical (Practical) Issues The ATLAS-ID upgrade will put large constraints on power. Can we meet power

More information

Simulation of High Resistivity (CMOS) Pixels

Simulation of High Resistivity (CMOS) Pixels Simulation of High Resistivity (CMOS) Pixels Stefan Lauxtermann, Kadri Vural Sensor Creations Inc. AIDA-2020 CMOS Simulation Workshop May 13 th 2016 OUTLINE 1. Definition of High Resistivity Pixel Also

More information

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth

More information

Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure

Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure 1 Evaluation of the Radiation Tolerance of Several Generations of SiGe Heterojunction Bipolar Transistors Under Radiation Exposure J. Metcalfe, D. E. Dorfan, A. A. Grillo, A. Jones, F. Martinez-McKinney,

More information

Multi-Element Si Sensor with Readout ASIC for EXAFS Spectroscopy 1

Multi-Element Si Sensor with Readout ASIC for EXAFS Spectroscopy 1 Multi-Element Si Sensor with Readout ASIC for EXAFS Spectroscopy 1 Gianluigi De Geronimo a, Paul O Connor a, Rolf H. Beuttenmuller b, Zheng Li b, Antony J. Kuczewski c, D. Peter Siddons c a Microelectronics

More information

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted

More information

An introduction to Depletion-mode MOSFETs By Linden Harrison

An introduction to Depletion-mode MOSFETs By Linden Harrison An introduction to Depletion-mode MOSFETs By Linden Harrison Since the mid-nineteen seventies the enhancement-mode MOSFET has been the subject of almost continuous global research, development, and refinement

More information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage

More information

Simulation and test of 3D silicon radiation detectors

Simulation and test of 3D silicon radiation detectors Simulation and test of 3D silicon radiation detectors C.Fleta 1, D. Pennicard 1, R. Bates 1, C. Parkes 1, G. Pellegrini 2, M. Lozano 2, V. Wright 3, M. Boscardin 4, G.-F. Dalla Betta 4, C. Piemonte 4,

More information

Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments

Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments Fast CMOS Transimpedance Amplifier and Comparator circuit for readout of silicon strip detectors at LHC experiments Jan Kaplon - CERN Wladek Dabrowski - FPN/UMM Cracow Pepe Bernabeu IFIC Valencia Carlos

More information

3D activities and plans in Italian HEP labs Valerio Re INFN Pavia and University of Bergamo

3D activities and plans in Italian HEP labs Valerio Re INFN Pavia and University of Bergamo 3D activities and plans in Italian HEP labs Valerio Re INFN Pavia and University of Bergamo 1 Vertical integration technologies in Italian R&D programs In Italy, so far interest for 3D vertical integration

More information

The High-Voltage Monolithic Active Pixel Sensor for the Mu3e Experiment

The High-Voltage Monolithic Active Pixel Sensor for the Mu3e Experiment The High-Voltage Monolithic Active Pixel Sensor for the Mu3e Experiment Shruti Shrestha On Behalf of the Mu3e Collaboration International Conference on Technology and Instrumentation in Particle Physics

More information

The CMS Tracker APV µm CMOS Readout Chip

The CMS Tracker APV µm CMOS Readout Chip The CMS Tracker APV. µm CMOS Readout Chip M.Raymond a, G.Cervelli b, M.French c, J.Fulcher a, G.Hall a, L.Jones c, L-K.Lim a, G.Marseguerra d, P.Moreira b, Q.Morrissey c, A.Neviani c,d, E.Noah a a Blackett

More information

Fundamentals of CMOS Image Sensors

Fundamentals of CMOS Image Sensors CHAPTER 2 Fundamentals of CMOS Image Sensors Mixed-Signal IC Design for Image Sensor 2-1 Outline Photoelectric Effect Photodetectors CMOS Image Sensor(CIS) Array Architecture CIS Peripherals Design Considerations

More information

An Introduction to CCDs. The basic principles of CCD Imaging is explained.

An Introduction to CCDs. The basic principles of CCD Imaging is explained. An Introduction to CCDs. The basic principles of CCD Imaging is explained. Morning Brain Teaser What is a CCD? Charge Coupled Devices (CCDs), invented in the 1970s as memory devices. They improved the

More information

Monolithic Pixel Sensors in SOI technology R&D activities at LBNL

Monolithic Pixel Sensors in SOI technology R&D activities at LBNL Monolithic Pixel Sensors in SOI technology R&D activities at LBNL Lawrence Berkeley National Laboratory M. Battaglia, L. Glesener (UC Berkeley & LBNL), D. Bisello, P. Giubilato (LBNL & INFN Padova), P.

More information

Results of FE65-P2 Pixel Readout Test Chip for High Luminosity LHC Upgrades

Results of FE65-P2 Pixel Readout Test Chip for High Luminosity LHC Upgrades for High Luminosity LHC Upgrades R. Carney, K. Dunne, *, D. Gnani, T. Heim, V. Wallangen Lawrence Berkeley National Lab., Berkeley, USA e-mail: mgarcia-sciveres@lbl.gov A. Mekkaoui Fermilab, Batavia, USA

More information

Readout electronics for LumiCal detector

Readout electronics for LumiCal detector Readout electronics for Lumial detector arek Idzik 1, Krzysztof Swientek 1 and Szymon Kulis 1 1- AGH niversity of Science and Technology Faculty of Physics and Applied omputer Science racow - Poland The

More information

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s. UNIT-I FIELD EFFECT TRANSISTOR 1. Explain about the Field Effect Transistor and also mention types of FET s. The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their

More information

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers Wafer-scale integration of silicon-on-insulator RF amplifiers The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published

More information

Semiconductor Physics and Devices

Semiconductor Physics and Devices Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because

More information

NAME: Last First Signature

NAME: Last First Signature UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 130: IC Devices Spring 2003 FINAL EXAMINATION NAME: Last First Signature STUDENT

More information

INFN Laboratori Nazionali di Legnaro, Marzo 2007 FRONT-END ELECTRONICS PART 2

INFN Laboratori Nazionali di Legnaro, Marzo 2007 FRONT-END ELECTRONICS PART 2 INFN Laboratori Nazionali di Legnaro, 6-30 Marzo 007 FRONT-END ELECTRONICS PART Francis ANGHINOLFI Wednesday 8 March 007 Francis.Anghinolfi@cern.ch v1 1 FRONT-END Electronics Part A little bit about signal

More information

Field Effect Transistors (npn)

Field Effect Transistors (npn) Field Effect Transistors (npn) gate drain source FET 3 terminal device channel e - current from source to drain controlled by the electric field generated by the gate base collector emitter BJT 3 terminal

More information

The BaBar Silicon Vertex Tracker (SVT) Claudio Campagnari University of California Santa Barbara

The BaBar Silicon Vertex Tracker (SVT) Claudio Campagnari University of California Santa Barbara The BaBar Silicon Vertex Tracker (SVT) Claudio Campagnari University of California Santa Barbara Outline Requirements Detector Description Performance Radiation SVT Design Requirements and Constraints

More information

Design and Test of a 65nm CMOS Front-End with Zero Dead Time for Next Generation Pixel Detectors

Design and Test of a 65nm CMOS Front-End with Zero Dead Time for Next Generation Pixel Detectors Design and Test of a 65nm CMOS Front-End with Zero Dead Time for Next Generation Pixel Detectors L. Gaioni a,c, D. Braga d, D. Christian d, G. Deptuch d, F. Fahim d,b. Nodari e, L. Ratti b,c, V. Re a,c,

More information

UNIT-II LOW POWER VLSI DESIGN APPROACHES

UNIT-II LOW POWER VLSI DESIGN APPROACHES UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.

More information

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology

More information

Towards an ADC for the Liquid Argon Electronics Upgrade

Towards an ADC for the Liquid Argon Electronics Upgrade 1 Towards an ADC for the Liquid Argon Electronics Upgrade Gustaaf Brooijmans Upgrade Workshop, November 10, 2009 2 Current LAr FEB Existing FEB (radiation tolerant for LHC, but slhc?) Limits L1 latency

More information

MTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap

MTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap MTLE-6120: Advanced Electronic Properties of Materials 1 Semiconductor transistors for logic and memory Reading: Kasap 6.6-6.8 Vacuum tube diodes 2 Thermionic emission from cathode Electrons collected

More information

Development of a Radiation Tolerant 2.0 V standard cell library using a commercial deep submicron CMOS technology for the LHC experiments.

Development of a Radiation Tolerant 2.0 V standard cell library using a commercial deep submicron CMOS technology for the LHC experiments. Development of a Radiation Tolerant 2.0 V standard cell library using a commercial deep submicron CMOS technology for the LHC experiments. K. Kloukinas, F. Faccio, A. Marchioro, P. Moreira, CERN/EP-MIC,

More information

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI 1 Integrated diodes pn junctions of transistor structures can be used as integrated diodes. The choice of the junction is limited by the considerations of switching speed and breakdown voltage. The forward

More information

Low Noise Amplifier for Capacitive Detectors.

Low Noise Amplifier for Capacitive Detectors. Low Noise Amplifier for Capacitive Detectors. J. D. Schipper R Kluit NIKHEF, Kruislaan 49 198SJ Amsterdam, Netherlands jds@nikhef.nl Abstract As a design study for the LHC eperiments a 'Low Noise Amplifier

More information

Super Low Noise Preamplifier

Super Low Noise Preamplifier PR-E 3 Super Low Noise Preamplifier - Datasheet - Features: Outstanding Low Noise (< 1nV/ Hz, 15fA/ Hz, 245 e - rms) Small Size Dual and Single Channel Use Room temperature and cooled operation down to

More information

Microcircuit Electrical Issues

Microcircuit Electrical Issues Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the

More information

K. Desch, P. Fischer, N. Wermes. Physikalisches Institut, Universitat Bonn, Germany. Abstract

K. Desch, P. Fischer, N. Wermes. Physikalisches Institut, Universitat Bonn, Germany. Abstract ATLAS Internal Note INDET-NO-xxx 28.02.1996 A Proposal to Overcome Time Walk Limitations in Pixel Electronics by Reference Pulse Injection K. Desch, P. Fischer, N. Wermes Physikalisches Institut, Universitat

More information

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body

More information

Silicon Detectors in High Energy Physics

Silicon Detectors in High Energy Physics Thomas Bergauer (HEPHY Vienna) IPM Teheran 22 May 2011 Sunday: Schedule Semiconductor Basics (45 ) Silicon Detectors in Detector concepts: Pixels and Strips (45 ) Coffee Break Strip Detector Performance

More information

CMOS Circuit for Low Photocurrent Measurements

CMOS Circuit for Low Photocurrent Measurements CMOS Circuit for Low Photocurrent Measurements W. Guggenbühl, T. Loeliger, M. Uster, and F. Grogg Electronics Laboratory Swiss Federal Institute of Technology Zurich, Switzerland A CMOS amplifier / analog-to-digital

More information

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

ATLAS strip detector upgrade for the HL-LHC

ATLAS strip detector upgrade for the HL-LHC ATL-INDET-PROC-2015-010 26 August 2015, On behalf of the ATLAS collaboration Santa Cruz Institute for Particle Physics, University of California, Santa Cruz E-mail: zhijun.liang@cern.ch Beginning in 2024,

More information

X-ray Detectors at DESY

X-ray Detectors at DESY X-ray Detectors at DESY (Contribution given at the FEL2006 meeting in Berlin) DESY The European XFEL Time structure: difference with others Electron bunch trains; up to 3000 bunches in 600 μsec, repeated

More information

arxiv: v2 [physics.ins-det] 15 Nov 2017

arxiv: v2 [physics.ins-det] 15 Nov 2017 Development of depleted monolithic pixel sensors in 150 nm CMOS technology for the ATLAS Inner Tracker upgrade arxiv:1711.01233v2 [physics.ins-det] 15 Nov 2017 P. Rymaszewski a, M. Barbero b, S. Bhat b,

More information

Low noise Amplifier, simulated and measured.

Low noise Amplifier, simulated and measured. Low noise Amplifier, simulated and measured. Introduction: As a study project a low noise amplifier shaper for capacitive detectors in AMS 0.6 µm technology is designed and realised. The goal was to design

More information

Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting

Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting C. Guardiani, C. Forzan, B. Franzini, D. Pandini Adanced Research, Central R&D, DAIS,

More information

A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS

A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS Marc van Heijningen, John Compiet, Piet Wambacq, Stéphane Donnay and Ivo Bolsens IMEC

More information

HI-201HS. High Speed Quad SPST CMOS Analog Switch

HI-201HS. High Speed Quad SPST CMOS Analog Switch SEMICONDUCTOR HI-HS December 99 Features Fast Switching Times, N = ns, FF = ns Low ON Resistance of Ω Pin Compatible with Standard HI- Wide Analog Voltage Range (±V Supplies) of ±V Low Charge Injection

More information

INTRODUCTION: Basic operating principle of a MOSFET:

INTRODUCTION: Basic operating principle of a MOSFET: INTRODUCTION: Along with the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available whose Gate input is electrically insulated from the main current carrying

More information

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm

More information

CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE

CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE 113 CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE 5.1 INTRODUCTION This chapter describes hardware design and implementation of direct torque controlled induction motor drive with

More information

PR-E 3 -SMA. Super Low Noise Preamplifier. - Datasheet -

PR-E 3 -SMA. Super Low Noise Preamplifier. - Datasheet - PR-E 3 -SMA Super Low Noise Preamplifier - Datasheet - Features: Low Voltage Noise (0.6nV/ Hz, @ 1MHz single channel mode) Low Current Noise (12fA/ Hz @ 10kHz) f = 0.5kHz to 4MHz, A = 250V/V (customizable)

More information

Novel laser power sensor improves process control

Novel laser power sensor improves process control Novel laser power sensor improves process control A dramatic technological advancement from Coherent has yielded a completely new type of fast response power detector. The high response speed is particularly

More information

STA1600LN x Element Image Area CCD Image Sensor

STA1600LN x Element Image Area CCD Image Sensor ST600LN 10560 x 10560 Element Image Area CCD Image Sensor FEATURES 10560 x 10560 Photosite Full Frame CCD Array 9 m x 9 m Pixel 95.04mm x 95.04mm Image Area 100% Fill Factor Readout Noise 2e- at 50kHz

More information

First Results of 0.15µm CMOS SOI Pixel Detector

First Results of 0.15µm CMOS SOI Pixel Detector First Results of 0.15µm CMOS SOI Pixel Detector Y. Arai, M. Hazumi, Y. Ikegami, T. Kohriki, O. Tajima, S. Terada, T. Tsuboyama, Y. Unno, H. Ushiroda IPNS, High Energy Accelerator Reserach Organization

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

Radiation-hard active CMOS pixel sensors for HL- LHC detector upgrades

Radiation-hard active CMOS pixel sensors for HL- LHC detector upgrades Journal of Instrumentation OPEN ACCESS Radiation-hard active CMOS pixel sensors for HL- LHC detector upgrades To cite this article: Malte Backhaus Recent citations - Module and electronics developments

More information

Three Terminal Devices

Three Terminal Devices Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering

More information

A new strips tracker for the upgraded ATLAS ITk detector

A new strips tracker for the upgraded ATLAS ITk detector A new strips tracker for the upgraded ATLAS ITk detector, on behalf of the ATLAS Collaboration : 11th International Conference on Position Sensitive Detectors 3-7 The Open University, Milton Keynes, UK.

More information

Noise Performance Analysis for the Silicon Tracking System Detector and Front-End Electronics

Noise Performance Analysis for the Silicon Tracking System Detector and Front-End Electronics Noise Performance Analysis for the Silicon Tracking System Detector and Front-End Electronics Weronika Zubrzycka, Krzysztof Kasiński zubrzycka@agh.edu.pl, kasinski@agh.edu.pl Department of Measurement

More information

8. Characteristics of Field Effect Transistor (MOSFET)

8. Characteristics of Field Effect Transistor (MOSFET) 1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors

More information

Solid State Device Fundamentals

Solid State Device Fundamentals Solid State Device Fundamentals 4.4. Field Effect Transistor (MOSFET) ENS 463 Lecture Course by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 4N101b 1 Field-effect transistor (FET)

More information

Design and Performance of a Pinned Photodiode CMOS Image Sensor Using Reverse Substrate Bias

Design and Performance of a Pinned Photodiode CMOS Image Sensor Using Reverse Substrate Bias Design and Performance of a Pinned Photodiode CMOS Image Sensor Using Reverse Substrate Bias 13 September 2017 Konstantin Stefanov Contents Background Goals and objectives Overview of the work carried

More information

Figure Figure E E-09. Dark Current (A) 1.

Figure Figure E E-09. Dark Current (A) 1. OSI Optoelectronics, is a leading manufacturer of fiber optic components for communication systems. The products offer range for Silicon, GaAs and InGaAs to full turnkey solutions. Photodiodes are semiconductor

More information

UNIT - 5 OPTICAL RECEIVER

UNIT - 5 OPTICAL RECEIVER UNIT - 5 LECTURE-1 OPTICAL RECEIVER Introduction, Optical Receiver Operation, receiver sensitivity, quantum limit, eye diagrams, coherent detection, burst mode receiver operation, Analog receivers. RECOMMENDED

More information

EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS

EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS P. MARTIN-GONTHIER, F. CORBIERE, N. HUGER, M. ESTRIBEAU, C. ENGEL,

More information

Attilio Andreazza INFN and Università di Milano for the ATLAS Collaboration The ATLAS Pixel Detector Efficiency Resolution Detector properties

Attilio Andreazza INFN and Università di Milano for the ATLAS Collaboration The ATLAS Pixel Detector Efficiency Resolution Detector properties 10 th International Conference on Large Scale Applications and Radiation Hardness of Semiconductor Detectors Offline calibration and performance of the ATLAS Pixel Detector Attilio Andreazza INFN and Università

More information

PROGRESS ON THE DESIGN OF A DATA PUSH ARCHITECTURE FOR AN ARRAY OF OPTIMIZED TIME TAGGING PIXELS

PROGRESS ON THE DESIGN OF A DATA PUSH ARCHITECTURE FOR AN ARRAY OF OPTIMIZED TIME TAGGING PIXELS :. - ;. -- SLAC-PUB-6249 June 1993 (E/I) PROGRESS ON THE DESIGN OF A DATA PUSH ARCHITECTURE FOR AN ARRAY OF OPTIMIZED TIME TAGGING PIXELS S. SHAPIRO and D. CORDS Stanford Linear Accelerator Center, Stanford,

More information

J. E. Brau, N. B. Sinev, D. M. Strom University of Oregon, Eugene. C. Baltay, H. Neal, D. Rabinowitz Yale University, New Haven

J. E. Brau, N. B. Sinev, D. M. Strom University of Oregon, Eugene. C. Baltay, H. Neal, D. Rabinowitz Yale University, New Haven Chronopixe status J. E. Brau, N. B. Sinev, D. M. Strom University of Oregon, Eugene C. Baltay, H. Neal, D. Rabinowitz Yale University, New Haven EE work is contracted to Sarnoff Corporation 1 Outline of

More information

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL

More information