Abu Dhabi Men s College, Electronics Department. Logic Families
|
|
- Prosper Mosley
- 6 years ago
- Views:
Transcription
1 bu Dhabi Men s College, Electronics Department Logic Families There are several different families of logic gates. Each family has its capabilities and limitations, its advantages and disadvantages. The following list describes the main logic families and their characteristics. Diode Logic (DL) Diode logic gates use diodes to perform ND and OR logic functions. Diodes have the property of easily passing an electrical current in one direction, but not the other. Thus, diodes can act as a logical switch. Diode logic gates are very simple and inexpensive, and can be used effectively in specific situations. However, they cannot be used extensively, as they tend to degrade digital signals rapidly. In addition, they cannot perform a NOT function, so their usefulness is quite limited. Diode OR Circuit D1 D2 The above figure shows two diodes D1 & D2 with a resistor load. The table shows the voltage truth table for the circuit. With both inputs at, the output is at. With either diode input at, the respective diode will be forward biased and current will flow through the diode and the load resistor. For silicon junction diodes, the output voltage will be approximately 0.7V less than the input voltage, due to the voltage drop across the forward biased diode. With both inputs at, the output will still be 0.7V less than the supply value (that is, 4.3V). Note: If the input voltages for the two inputs are different, then the output voltages will depend on the inputs. Table below shows the voltage truth table for inputs of +3V &. +3V +2.3V +4.3V +3V +4.3V Converting the voltage levels of the above truth table to logic levels 0 & 1 and using positive logic gives the truth table shown below V +4.3V +4.3V bbas li 1 of 12
2 bu Dhabi Men s College, Electronics Department From the above table it can be seen that the output is at logic 1 if input OR OR both inputs are at logic 1. The circuit therefore performs the OR function. Circuits having inputs and an output, the output depending on the logic states of the inputs, are referred to as gates. circuit with the OR characteristic is referred to as an OR gate. Such a gate with two inputs would be referred to as a 2-input OR gate, one with three inputs a 3- input OR gate, etc. Diode ND Circuit D1 D2 R1 0.7V 0.7V 0.7V The above figure shows two diodes D1 & D2 and resistor R1 forming an ND circuit. The table shows the voltage truth table for the circuit. With both inputs at, both the diodes will be forward biased and the output will be 0.7V, this being the voltage drop across a forward biased silicon junction diode. With either diode input at, the respective diode will be forward biased and the output voltage will again be approximately 0.7V. With both inputs at, both diodes will be reverse biased and the output voltage will be the supply value (that is, ) provided there is no load resistor connected to the output circuit. With a load resistor R L connected to the output circuit the output voltage will be reduced to the value 5 x R L /(R1 + R L ). This is illustrated in the figure below D1 D2 R1 RL V out = 5 x RL R1 + R L Converting the voltage levels of the previous table to logic levels 0 & 1 and using positive logic gives the truth table shown below bbas li 2 of 12
3 bu Dhabi Men s College, Electronics Department From the above table it can be seen that the output is at logic 1 only if inputs ND are at logic 1. The circuit therefore performs the ND function. Such a circuit with two inputs would be referred to as a 2-input ND gate, one with three inputs a 3-input ND gate, etc. Resistor-Transistor Logic (RTL) Resistor-transistor logic gates use Transistors to combine multiple input signals, which also amplify and invert the resulting combined signal. Often an additional transistor is included to re-invert the output signal. This combination provides clean output signals and either inversion or non-inversion as needed. RTL gates are almost as simple as DL gates, and remain inexpensive. They also are handy because both normal and inverted signals are often available. However, they do draw a significant amount of current from the power supply for each gate. nother limitation is that RTL gates cannot switch at the high speeds used by today's computers, although they are still useful in slower applications. lthough they are not designed for linear operation, RTL integrated circuits are sometimes used as inexpensive small-signal amplifiers, or as interface devices between linear and digital circuits. Diode-Transistor Logic (DTL) y letting diodes perform the logical ND or OR function and then amplifying the result with a transistor, we can avoid some of the limitations of RTL. DTL takes diode logic gates and adds a transistor to the output, in order to provide logic inversion and to restore the signal to full logic levels. Transistor pplication as a Switch Input R1 R2 Input Input Positive Logic The above figure shows an NPN transistor circuit with base feed resistor R1 and collector load resistor R2. The table shows the voltage and positive logic truth tables for the circuit. With the input at, there will be no base current and hence the transistor will be turned OFF. There will be no collector current, so the output voltage from the collector will be the supply value (), provided there is no load resistance connected to the output. With the input at, there will be a current flow in the base-emitter circuit and the transistor will be turned ON. The value of R1 is arranged to allow sufficient collector current to flow for the collector voltage to fall to approximately zero. Under this condition the transistor is said to be saturated. Example: With a collector load resistor of 1k and a supply voltage of, the collector current required to saturate the transistor will be: Ic = 5V 1k = 5m bbas li 3 of 12
4 bu Dhabi Men s College, Electronics Department With a transistor current gain of 20, the minimum base current required is: Ib = 5m 20 = 0.25m There will be 0.7V drop across the transistor base - emitter junction and 4.3V across R1 (5V - 0.7V = 4.3V). The maximum value of R1 to allow 0.25m current to flow is: 4.3V R1 = 0.25m = 17.2k Normally a lower value for R1 would be used to ensure that the transistor saturates. From the truth tables it can be seen that the output logic level is the inverse of the input logic level. The circuit acts as an inverter and is referred to as a NOT gate. Diode-Transistor NOR Gate R1 R Positive Logic The above figure shows a 2-input diode-transistor circuit and the table shows the voltage and logic truth tables for the circuit. With both inputs at, the transistor will be turned OFF and the output voltage will be at. With either or both inputs at, the transistor will be saturated and the output will be at. The output states are the inverse of those for an OR gate. That is, it is a NOT OR gate and is referred to as a NOR gate. Diode-Transistor NND Gate R3 R1 R Positive Logic The above figure shows a 2-input diode-transistor circuit and the table shows the voltage and logic truth tables for the circuit. With either or both inputs at, the junction of R1 & R3 will be held at 0.7V, due to the voltage drop across the forward biased diode. The transistor will be turned OFF and hence the output voltage will be at. With both inputs at, the transistor base - emitter circuit will be fed via R3 & R1, the transistor will be saturated and the output will be at. bbas li 4 of 12
5 bu Dhabi Men s College, Electronics Department The output states are the inverse of those for an ND gate. That is, it is a NOT ND gate and is referred to as a NND gate. In practice, to ensure that the transistor base voltage is less than 0.7V with either input at, the resistor R1 is normally replaced with a diode as shown below R3 D R2 R3 R4 R2 Circuit using voltage shifting diode R5 Circuit using Schottky diodes Effect of Logic Convention on Gate Characteristics Positive Logic ND Gate Negative Logic OR Gate The above tables show the voltage truth table characteristics of a gate and also the logic truth tables for positive and negative logic conventions. For positive logic the gate has an output of logic 1 only with both inputs at logic 1 and therefore represents an ND gate. For negative logic convention, the gate has an output of logic 1 when either or both inputs are at logic 1 and therefore represents an OR gate Positive Logic OR Gate Negative Logic ND Gate The above tables show the voltage truth table for a gate and its corresponding positive and negative logic truth tables. The gate represents an OR gate for positive logic and an ND gate for negative logic. bbas li 5 of 12
6 Transistor-Transistor Logic (TTL) bu Dhabi Men s College, Electronics Department The physical construction of integrated circuits made it more effective to replace all the input diodes in a DTL gate with a transistor, built with multiple emitters. The result is transistortransistor logic, which became the standard logic circuit in most applications for a number of years. s the state of the art improved, TTL integrated circuits were adapted slightly to handle a wider range of requirements, but their basic functions remained the same. These devices comprise the 7400 family of digital ICs. These are basically gate circuits consisting of several transistors, resistors and diodes that have been formed on a small piece of silicon and enclosed in a plastic package. Normally, more than one gate will be formed on the same piece of silicon and enclosed in the same package with the supply and the input and output connections for each gate brought out to external connecting pins. The complete unit is referred to as an integrated circuit (IC). These circuits are much smaller, require the minimum of connections, are faster and more reliable than equivalent circuits constructed from separate components. The usual package form is rectangular with the connecting pins aligned along the two longer sides and is referred to as a DUL-IN-LINE (DIL) package. For gate circuits, packages with either 14 or 16 connecting pins are used and they are therefore referred to as 14-pin DIL or 16-pin DIL packages. The following figure illustrates the DIL packaging and the pin numbering system, pin 1 being indicated by a circular indent at the end containing a notch Notch Pin 1 I dentification Pin Numbers pin DIL IC pin DIL IC TTL Logic Gates and Levels There are a series of TTL integrated circuits (IC's), the identification numbers starting with the numerals 74 and they are therefore referred to as the 74 series. e.g Quad 2-input NND gate (Four 2-input NND gates in the IC) 7402 Quad 2-input NOR gate (Four 2-input NOR gates in the IC) 7408 Quad 2-input ND gate (Four 2-input ND gates in the IC) 7432 Quad 2-input OR gate (Four 2-input OR gates in the IC) 7404 Hex Inverter (Six Inverter or NOT gates in the IC) The following shows the gate pin-out connections for these IC's. bbas li 6 of 12
7 bu Dhabi Men s College, Electronics Department Vc c Vc c Gnd Quad 2-input NND gate Vc c Gnd Quad 2-input NOR gate Vc c Gnd Quad 2-input ND gate Vc c Gnd Quad 2-input OR gate Gnd Hex Inverter This series of logic gates use positive logic, a supply voltage of and specified values for the voltages corresponding to the logic levels 0 & 1 and for the other characteristics of logic gates. There are several variations on the standard 74 series of TTL devices: STTL LSTTL LSTTL FST Schottky TTL Low power Schottky TTL dvanced Low Power Schottky TTL High speed Low Power TTL These have slight differences in respect of some of the characteristics compared with the standard TTL and will be considered in a further course on the topic. The voltage values specified for the two logic levels are common for all TTL series devices and are as follows: : Logic 0: < 0.8V Logic 1: > 2. s: Logic 0: <0.4V Logic 1: >2.4V These values represent the voltages that are recognized accurately as being at the respective level 0 or 1 at the input to or the output from a device. Intermediate voltages 0.8V - 2. at the input or 0.4V - 2.4V at the output may be inaccurately identified. The input voltage value at which a change in the output state is triggered is referred to as the THRESHOLD LEVEL. For the TTL family, this value is around 1.4V. bbas li 7 of 12
8 bu Dhabi Men s College, Electronics Department 4V 3V 2.4V 2V rea Outside Specification Typical Characteristic 1V 0.8V 1V 2V 3V 4V 5V Input 0.4V The above figure shows the typical TTL NND gate input/output transfer characteristic and indicates the voltage areas outside the stated specification for these devices. With the input voltage low, the output is high and exceeds 2.4V. t the threshold voltage, between 0.8V & 2V, the output state changes to its low level, this being less than 0.4V. For input falling voltage change from high value to zero, the characteristic is basically the same as for rising voltages. Emitter-Coupled Logic (ECL) lso known as Current Mode Logic (CML), ECL gates are specifically designed to operate at extremely high speeds, by avoiding the "lag" inherent when transistors are allowed to become saturated. ecause of this, however, these gates demand substantial amounts of electrical current to operate correctly. CMOS (Complementary Metal Oxide Semiconductor) Logic One factor is common to all of the logic families we have listed above: they use significant amounts of electrical power. Many applications, especially portable, battery-powered ones, require that the use of power be absolutely minimized. To accomplish this, the CMOS (Complementary Metal-Oxide-Semiconductor) logic family was developed. This family uses enhancement-mode MOSFETs as its transistors, and is so designed that it requires almost no current to operate. CMOS gates are, however, severely limited in their speed of operation. Nevertheless, they are highly useful and effective in a wide range of battery-powered applications. Most logic families share a common characteristic: their inputs require a certain amount of current in order to operate correctly. CMOS gates work a bit differently, but still represent a capacitance that must be charged or discharged when the input changes state. The current required to drive any input must come from the output supplying the logic signal. Therefore, we need to know how much current an input requires, and how much current an output can reliably supply, in order to determine how many inputs may be connected to a single output. bbas li 8 of 12
9 bu Dhabi Men s College, Electronics Department CMOS gates consist of field effect transistor circuits, these being formed on a piece of silicon and enclosed in a 14-pin or 16-pin DIL plastic package as for TTL devices. Combinations of P-channel (PMOS) and N-channel (NMOS) transistors are used and hence the name Complementary MOS (CMOS). CMOS gates are voltage operated devices (TTL being current operated) and, due to the use of complementary MOS transistors, their power supply consumption is very low. Typical power consumption: CMOS = 10nW and TTL = 10mW Thus, TTL devices consume of the order of 1000 times more power. Due to their voltage operation, the current capability of the output circuit of CMOS gates is less than that for TTL gates in respect of both delivering current ("sourcing") and receiving current ("sinking"). The figure below illustrates the direction of current flow in the output circuit of a gate when "sourcing" and "sinking" current. Gate Current Flow current flow "sourcing" Gate Current Flow current flow "sinking" lthough the current required by a CMOS input is much lower than that for a TTL input, the capacitance of CMOS devices is higher than for TTL devices. Hence their speed of operation is less than that for TTL gates. CMOS Logic Gates ICs In the standard series of CMOS integrated circuits, the identification numbers of all ICs start with the numeral 4 and normally having 4 digits. They are therefore referred to as the 4000 series, for example: 4001 Quad 2-input NOR gate (Four 2-input NOR gates in the IC) 4002 Dual 4-input NOR gate (Two 4-input NOR gates in the IC) 4011 Quad 2-input NND gate (Four 2-input NND gates in the IC) 4071 Quad 2-input OR gate (Four 2-input OR gates in the IC) 4049 Hex inverter (Six Inverter or NOT gates in the IC) This series of logic gates uses positive logic, and can operate on a supply voltage within the range 3V to 15V. CMOS Levels The voltage levels specified for the two logic levels are common to all 4000 series CMOS devices. For a supply, these voltages are as follows: : Logic 1 : s: Logic 1 : Logic 0 : 1.5V max 3.5V min Logic 0 : 0.05V max 4.95V min bbas li 9 of 12
10 bu Dhabi Men s College, Electronics Department The input values represent the voltages that will be recognized accurately as being at the respective level (0 or 1) at the input to a CMOS device. Intermediate voltages between 1.5V and 3.5V may be inaccurately identified. The output values represent the level 0 and level 1 voltages that will be present at the output of a CMOS 4000 series device that is operating within its normal specification. The input threshold voltage for a CMOS 4000 series gate is typically around half of the supply voltage, or 2.5V for a gate powered from a supply. CMOS Noise Margin Consider the situation where the output of one CMOS 4000 series gate drives the input of another. If the driving gate is operating within its specification and the supply voltage is, then: logic 1 output will exceed the minimum required logic 1 input voltage by at least 1.45V (4.95V - 3.5V). logic 0 output will be below the maximum allowable logic 0 input voltage by at least 1.45V (1.5V V). The noise margin of 4000 series CMOS is therefore at least 1.45V in either state, as shown below 4.95V Min. (1) Noise margin = 1.45V 3.5V Min. Input (1) 1.5V Max. (0) Noise margin = 1.45V 0.05V Max. Input (0) This means that the amount of electrical noise at the output of the driving gate would have to exceed 1.45V in amplitude, before there would be any risk of a driven gate misinterpreting the logic level at its input. So the noise margin of standard CMOS running from a supply is more than three times that for standard TTL (0.4V). This relatively high noise immunity makes the use of CMOS gates preferable in conditions where a large amount of electrical noise is present. CMOS Fan-Out ecause CMOS gates are voltage operated devices, a CMOS input requires very little current (0.3 maximum). This makes the fan-out of CMOS logic extremely high. In fact, more than 50 CMOS inputs can, theoretically, be driven from a single CMOS output. However, in practical logic circuits where operating speed is important, the high input capacitance of CMOS gates is a more limiting factor than the fan-out. The more inputs that are connected to a single output, the longer will be the time taken for the gate output to change state when one of its own inputs changes. If this propagation delay time becomes too long, the circuit may no longer operate correctly. bbas li 10 of 12
11 Interfacing TTL and CMOS Gates bu Dhabi Men s College, Electronics Department It is sometimes possible to interface directly between TTL and CMOS gates, but the limitations of each logic family have to be taken into account when doing so. For instance, a standard TTL gate may drive a CMOS gate if the logic 1 output voltage from the TTL gate is increased. This can be achieved by using a pull-up resistor, as shown below 4.7k TTL CMOS However, the circuit will only operate correctly if the operating speed is low enough to allow for the propagation delay through the CMOS gate, and through any others that follow it series CMOS gate cannot provide enough output current to drive a standard TTL input. However, there are variations of the CMOS range that can be directly connected to TTL. CMOS Gate Variations Two important variations on the standard 4000 series of CMOS devices have been introduced. These are: 74HC High speed CMOS devices with CMOS-compatible inputs and TTL/CMOS compatible outputs 74HCT High speed CMOS devices with TTL-compatible inputs and TTL/CMOS compatible outputs These overcome the speed limitations of 4000 series CMOS. The 74HCT series is ideal for interfacing with TTL outputs, while the 74HC series provides the high noise immunity that is a characteristic of CMOS 4000 series gates. Open Collector Gates Some TTL ICs have no internal collector load resistor provided for the output transistor of the gates. separate external load resistor is required as shown below. These gates are referred to as open collector gates. External Collector I.C. Load Resistor This arrangement enables more than one gate to feed a single output, this output being a logical function of the inputs. bbas li 11 of 12
12 bu Dhabi Men s College, Electronics Department The figure below shows two open collector buffers with a common output, with the truth table. O/P With either input at logic level 0, and hence the corresponding buffer output at level 0, the combined output is at level 0. The combined output is at logic level 1 only with both inputs at level 1. The circuit performs the ND function and is referred to as the wired-nd function. The figure below shows two open collector Inverter gates with a common output with the truth table. O/P With either input at logic level 1, and hence the corresponding inverter output at level 0, the combined output is at logic level 0. The combined output is at logic level 1 only with both inputs at level 0 - that is, when both inverter outputs are at level 1. The circuit performs the NOR function and is referred to as the wired-nor function. Multiple input TTL gates are also available with open collector outputs. These are suitable for similarly connected circuits. The circuits will give an output at logic level 1 only with all the connected gate outputs at logic level 1. Direct connection of the outputs of TTL gates having integral internal collector resistors for the output stages will not result in a logical output being obtained. The gates will take an excessive current from the supply, dependent on the input settings, but this will not normally damage the gates due to the limiting effect of the internal resistor. The outputs of CMOS gates should never be connected together directly. Standard Load The amount of current required to drive one standard input, is known as a standard load on any output. uffers re circuits designed to be able to drive more inputs than usual input current, and some gates, known as buffers. Fan-in Fan-in is a term that defines the maximum number of digital inputs that a single logic gate can accept. Most transistor-transistor logic (TTL) gates have one or two inputs, although some have more than two. typical logic gate has a fan-in of 1 or 2. Fan-out Fan-out is a term that defines the maximum number of digital inputs that the output of a single logic gate can feed. Most transistor-transistor logic (TTL) gates can feed up to 10 other digital gates or devices. Thus, a typical TTL gate has a fan-out of 10. bbas li 12 of 12
Digital logic families
Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.
More informationThe entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 10 Lecture Title:
More informationLogic Families. A-PDF Split DEMO : Purchase from to remove the watermark. 5.1 Logic Families Significance and Types. 5.1.
A-PDF Split DEMO : Purchase from www.a-pdf.com to remove the watermark 5 Logic Families Digital integrated circuits are produced using several different circuit configurations and production technologies.
More informationChapter 6 Digital Circuit 6-6 Department of Mechanical Engineering
MEMS1082 Chapter 6 Digital Circuit 6-6 TTL and CMOS ICs, TTL and CMOS output circuit When the upper transistor is forward biased and the bottom transistor is off, the output is high. The resistor, transistor,
More informationModule-1: Logic Families Characteristics and Types. Table of Content
1 Module-1: Logic Families Characteristics and Types Table of Content 1.1 Introduction 1.2 Logic families 1.3 Positive and Negative logic 1.4 Types of logic families 1.5 Characteristics of logic families
More informationModule-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter
More informationArchitecture of Computers and Parallel Systems Part 9: Digital Circuits
Architecture of Computers and Parallel Systems Part 9: Digital Circuits Ing. Petr Olivka petr.olivka@vsb.cz Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems Part
More information4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
More informationDigital Integrated Circuits - Logic Families (Part II)
Digital Integrated Circuits - Logic Families (Part II) MOSFET Logic Circuits MOSFETs are unipolar devices. They are simple, small in size, inexpensive to fabricate and consume less power. MOS fabrication
More informationLecture 02: Logic Families. R.J. Harris & D.G. Bailey
Lecture 02: Logic Families R.J. Harris & D.G. Bailey Objectives Show how diodes can be used to form logic gates (Diode logic). Explain the need for introducing transistors in the output (DTL and TTL).
More informationLecture 9 Transistors
Lecture 9 Transistors Physics Transistor/transistor logic CMOS logic CA 1947 http://www.extremetech.com/extreme/164301-graphenetransistors-based-on-negative-resistance-could-spell-theend-of-silicon-and-semiconductors
More informationLogic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.
Logic Families Characterizing Digital ICs Digital ICs characterized several ways Circuit Complexity Gives measure of number of transistors or gates Within single package Four general categories SSI - Small
More information4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationDELD UNIT 2. Question Option A Option B Option C Option D Correct Option. Current controlled. high input impedance and high output impedance
Class : S.E.Comp Matoshri College of Engineering and Research Center Nasik Department of Computer Engineering Digital Elecronics and Logic Design (DELD) UNIT - II Subject : DELD Sr. No. 1 Transistor is
More information36 Logic families and
Unit 4 Outcomes 1. Demonstrate an understanding of logic families and their terms used in their specifications 2. Demonstrate an understanding of time division multiplex (TDM) 3. Demonstrate an understanding
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 3 RTL and DTL Gates Ch06L3-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Resistor transistor logic (RTL) RTL Circuit Characteristics
More informationSemiconductors, ICs and Digital Fundamentals
Semiconductors, ICs and Digital Fundamentals The Diode The semiconductor phenomena. Diode performance with ac and dc currents. Diode types: General purpose LED Zener The Diode The semiconductor phenomena
More informationDC Electrical Characteristics of MM74HC High-Speed CMOS Logic
DC Electrical Characteristics of MM74HC High-Speed CMOS Logic The input and output characteristics of the MM74HC high-speed CMOS logic family were conceived to meet several basic goals. These goals are
More informationAppendix B Page 1 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS PIN ASSIGNMENT (TOP VIEWS)
Appendix B Page 1 54/74 FAMILIES OF COMPATIBLE TTL CIRCUITS PIN ASSIGNMENT (TOP VIEWS) See page 3 See page 3 See page 7 See page 14 See page 9 See page 16 See page 10 TEXAS INSTRUMENTS LTD have given their
More informationBICMOS Technology and Fabrication
12-1 BICMOS Technology and Fabrication 12-2 Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to achieve VLSI circuits with
More informationTransistor Digital Circuits
Transistor Digital Circuits Switching Transistor Model (on) (on) T n T p Controlled switch model v CT > V CTex ; T- (on); i O > 0; v O 0 v CT < V Thn ; T- (off); i O = 0; v O = V PS v CT > V Thp ; T- (off);
More informationDigital Electronics Part II - Circuits
Digital Electronics Part II - Circuits Dr. I. J. Wassell Gates from Transistors 1 Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits
More information1 IC Logic Families and Characteristics
2141 Electronics and Instrumentation IC1 1 IC Logic Families and Characteristics 1.1 Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece
More informationLogic families (TTL, CMOS)
Logic families (TTL, CMOS) When you work with digital IC's, you should be familiar, not only with their logical operation, but also with such operational properties as voltage levels, noise immunity, power
More informationIC Logic Families and Characteristics. Dr. Mohammad Najim Abdullah
IC Logic Families and Characteristics Introduction miniature, low-cost electronics circuits whose components are fabricated on a single, continuous piece of semiconductor material to perform a high-level
More informationLOGIC FAMILY LOGIC FAMILY
In computer engineering, a logic family may refer to one of two related concepts. A logic family of monolithic digital integrated circuit devices is a group of electronic logic gates constructed using
More informationChapter 7 EMITTER-COUPLED LOGIC
Chapter 7 EMITTER-COUPLED LOGIC The major speed limitation of TTL is the turn-off time of saturated transistors. To be sure, TTL has come a long way from the 100 ns time of DTL to the 2-4 ns propagation
More informationDigital Electronics - B1 18/03/ /03/ DigElnB DDC. 18/03/ DigElnB DDC. 18/03/ DigElnB DDC
Politecnico di Torino - ICT school Group B: Digital circuits and devices DIGITL ELECTRONICS B DIGITL CIRCUITS B.1 Logic devices B1 B2 B3 B4 Logic families Combinatorial circuits Basic sequential circuits
More informationBasic Logic Circuits
Basic Logic Circuits Required knowledge Measurement of static characteristics of nonlinear circuits. Measurement of current consumption. Measurement of dynamic properties of electrical circuits. Definitions
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 11 BiCMOS PMOS rray Q1 NMOS rray Y NMOS rray Q2 dib brishamifar EE Department IUST Contents Introduction BiCMOS Devices BiCMOS Inverters BiCMOS Gates BiCMOS Drivers
More informationECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits
Faculty of Engineering ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits CMOS Technology Complementary MOS, or CMOS, needs both PMOS and NMOS FET devices for their logic gates to be realized
More informationUNIT 2 BIPOLAR LOGIC AND INTERFACING BIPOLAR LOGIC FAMILIES
UNIT 2 BIPOLAR LOGIC AND INTERFACING BIPOLAR LOGIC FAMILIES Bipolar logic families use semiconductor diodes and bipolar junction transistors as the basic building blocks of logic circuits The simplest
More informationDevice Technologies. Yau - 1
Device Technologies Yau - 1 Objectives After studying the material in this chapter, you will be able to: 1. Identify differences between analog and digital devices and passive and active components. Explain
More informationIC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001
IC Logic Families Wen-Hung Liao, Ph.D. 5/16/2001 Digital IC Terminology Voltage Parameters: V IH (min): high-level input voltage, the minimum voltage level required for a logic 1 at an input. V IL (max):
More informationECE/CoE 0132: FETs and Gates
ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationMicrocontroller Systems. ELET 3232 Topic 13: Load Analysis
Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission
More informationTC74AC05P,TC74AC05F,TC74AC05FN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC05P/F/FN TC74AC05P,TC74AC05F,TC74AC05FN Hex Inverter (open drain) The TC74AC05 is an advanced high speed CMOS INVERTER fabricated with silicon
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationIn this experiment you will study the characteristics of a CMOS NAND gate.
Introduction Be sure to print a copy of Experiment #12 and bring it with you to lab. There will not be any experiment copies available in the lab. Also bring graph paper (cm cm is best). Purpose In this
More informationPREVIEW COPY. Digital Logic Systems. Table of Contents. Digital Logic Fundamentals...3. Logic Building Blocks Medium- and Large-Scale ICs...
Digital Logic Systems Table of Contents Lesson One Lesson Two Lesson Three Digital Logic Fundamentals...3 Logic uilding locks...9 Medium- and Large-Scale ICs...35 Lesson Four Functional Logic Systems...5
More informationM74HCT241B1R 74HCT241 OCTAL TRI-STATE BUFFER (DIL20) M74HCT244B1R 74HCT244 OCTAL TRI-STATE BUFFER (DIL20)
DATA SHEET Order code Manufacturer code Description 83-0030 M74HCT241B1R 74HCT241 OCTAL TRI-STATE BUFFER (DIL20) 83-0032 M74HCT244B1R 74HCT244 OCTAL TRI-STATE BUFFER (DIL20) The enclosed information is
More informationBasic Characteristics of Digital ICs
ECEN202 Section 2 Characteristics of Digital IC s Part 1: Specification of characteristics An introductory look at digital IC s: Logic families Basic construction and operation Operating characteristics
More informationDIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices
Politecnico di Torino - ICT school Group B: Digital circuits and devices DIGITAL ELECTRONICS B DIGITAL CIRCUITS B.1 Logic devices B1 B2 B3 B4 Logic families Combinatorial circuits Basic sequential circuits
More informationExperiment (1) Principles of Switching
Experiment (1) Principles of Switching Introduction When you use microcontrollers, sometimes you need to control devices that requires more electrical current than a microcontroller can supply; for this,
More informationChapter 2 : Semiconductor Materials & Devices (II) Feb
Chapter 2 : Semiconductor Materials & Devices (II) 1 Reference 1. SemiconductorManufacturing Technology: Michael Quirk and Julian Serda (2001) 3. Microelectronic Circuits (5/e): Sedra & Smith (2004) 4.
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationHello, and welcome to the TI Precision Labs video discussing comparator applications, part 4. In this video we will discuss several extra features
Hello, and welcome to the TI Precision Labs video discussing comparator applications, part 4. In this video we will discuss several extra features that are integrated into some comparators to help simplify
More informationLM193A/293/A/393/A/2903 Low power dual voltage comparator
INTEGRATED CIRCUITS Supersedes data of 2002 Jan 22 2002 Jul 12 DESCRIPTION The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0
More informationType Ordering Code Package TLE 4226 G Q67000-A9118 P-DSO-24-3 (SMD) New type
Intelligent Sixfold -Side Switch TLE 4226 G Bipolar-IC Features Quad 50 outputs Dual 500 outputs Operating range S = 5 ± 5 % Output stages with power limiting Open-collector outputs Shorted load protected
More informationCD54/74HC02, CD54/74HCT02
Data sheet acquired from Harris Semiconductor SCHS125A March 1998 - Revised May 2000 CD54/74HC02, CD54/74HCT02 High Speed CMOS Logic Quad Two-Input NOR Gate [ /Title (CD74H C02, CD74H CT02) /Subject High
More informationLM340 Series Three Terminal Positive Regulators
LM340 Series Three Terminal Positive Regulators Introduction The LM340-XX are three terminal 1.0A positive voltage regulators, with preset output voltages of 5.0V or 15V. The LM340 regulators are complete
More informationLM193/LM293/LM393/LM2903 Low Power Low Offset Voltage Dual Comparators
LM193/LM293/LM393/LM2903 Low Power Low Offset Voltage Dual Comparators General Description The LM193 series consists of two independent precision voltage comparators with an offset voltage specification
More informationM74HCT02TTR QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) BALANCED PROPAGATION
More informationOutput Circuit of the TTL Gate
JFETs, G a As DEVICES A N D CIRC UITS, A N D TTL CIRC UITS 27 28 MICR OELECTR ONIC CIRCUITS SEDRA /SMITH 14.3 TRANSISTOR TRANSISTOR LOGIC (TTL OR T 2 L) For more than two decades (late 1960s to late 1980s)
More information4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)
4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 12ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) BALANCED PROPAGATION
More informationHIGH LOW Astable multivibrators HIGH LOW 1:1
1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of
More informationCD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
More informationM74HCT04. Hex inverter. Features. Description
Hex inverter Features High speed: t PD = 11 ns (typ.) at =4.5V Low power dissipation: I CC = 1 μa (max.) at T A =25 C Compatible with TTL outputs: V IH = 2 V (min.) V IL = 0.8 V (max) Balanced propagation
More informationLM193/LM293/LM393/LM2903 Low Power Low Offset Voltage Dual Comparators
Low Power Low Offset Voltage Dual Comparators General Description The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0 mv max for
More informationINTRODUCTION TO MOS TECHNOLOGY
INTRODUCTION TO MOS TECHNOLOGY 1. The MOS transistor The most basic element in the design of a large scale integrated circuit is the transistor. For the processes we will discuss, the type of transistor
More informationENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph
ENG2410 Digital Design CMOS Technology Fall 2017 S. reibi School of Engineering University of Guelph The Transistor Revolution First transistor Bell Labs, 1948 Bipolar logic 1960 s Intel 4004 processor
More informationFig 1: The symbol for a comparator
INTRODUCTION A comparator is a device that compares two voltages or currents and switches its output to indicate which is larger. They are commonly used in devices such as They are commonly used in devices
More informationASTABLE MULTIVIBRATOR
555 TIMER ASTABLE MULTIIBRATOR MONOSTABLE MULTIIBRATOR 555 TIMER PHYSICS (LAB MANUAL) PHYSICS (LAB MANUAL) 555 TIMER Introduction The 555 timer is an integrated circuit (chip) implementing a variety of
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationINTEGRATED-CIRCUIT LOGIC FAMILIES
C H A P T E R 8 INTEGRATED-CIRCUIT LOGIC FAMILIES OUTLINE 8-1 Digital IC Terminology 8-2 The TTL Logic Family 8-3 TTL Data Sheets 8-4 TTL Series Characteristics 8-5 TTL Loading and Fan-Out 8-6 Other TTL
More informationEECE 143 Lecture 0: Intro to Digital Laboratory
EECE 143 Lecture 0: Intro to Digital Laboratory Syllabus * Class Notes Laboratory Equipment Experiment 0 * Experiment 1 Introduction Instructor Information: Mr. J. Christopher Perez Room: Haggerty Engineering,
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More information74VHCT244ATTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 5.4 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.),
More informationCD54/74HC74, CD54/74HCT74
CD54/74HC74, CD54/74HCT74 Data sheet acquired from Harris Semiconductor SCHS124A January 1998 - Revised May 2000 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features Description [ /Title
More informationEEM411 DIGITAL ELECTRONICS
GAZI UNIVERSITY FACULTY OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM411 DIGITAL ELECTRONICS LABORATORY MANUAL 2016-2017 FALL TABLE OF CONTENTS Page LABORATORY RULES...2 EXP#
More informationINTRODUCTION TO DIGITAL CONCEPT
COURSE / CODE DIGITAL SYSTEM FUNDAMENTALS (ECE 421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE 422) INTRODUCTION TO DIGITAL CONCEPT Digital and Analog Quantities Digital relates to data in the form of digits,
More informationLecture 7: Digital Logic
Lecture 7: Digital Logic Last time we introduced the concept of digital electronics i.e., one identifies a range of voltages with the value, and another range with the value But we didn t specify these
More informationUNIT-III GATE LEVEL DESIGN
UNIT-III GATE LEVEL DESIGN LOGIC GATES AND OTHER COMPLEX GATES: Invert(nmos, cmos, Bicmos) NAND Gate(nmos, cmos, Bicmos) NOR Gate(nmos, cmos, Bicmos) The module (integrated circuit) is implemented in terms
More informationCombinational Logic Gates in CMOS
Combinational Logic Gates in CMOS References: dapted from: Digital Integrated Circuits: Design Perspective, J. Rabaey UC Principles of CMOS VLSI Design: Systems Perspective, 2nd Ed., N. H. E. Weste and
More informationM74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More informationLP265 LP365 Micropower Programmable Quad Comparator
LP265 LP365 Micropower Programmable Quad Comparator General Description The LP365 consists of four independent voltage comparators The comparators can be programmed four at the same time for various supply
More informationQuad voltage comparator
AU9 DESCRIPTION The AU9 consists of four independent precision voltage comparators, with an offset voltage specification as low as.mv max for each comparator, which were designed specifically to operate
More informationFeatures and Benefits
Low Power Quad Comparator SN339/P Semiconductor http:// www.auk.co.kr Description The SN339 consists of four independent voltage comparators designed to operate from a single power supply over a wide voltage
More informationDepartment of EECS. University of California, Berkeley. Logic gates. September 1 st 2001
Department of EECS University of California, Berkeley Logic gates Bharathwaj Muthuswamy and W. G. Oldham September 1 st 2001 1. Introduction This lab introduces digital logic. You use commercially available
More informationLecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationTC74AC14P,TC74AC14F,TC74AC14FN,TC74AC14FT
Hex Schmitt Inverter TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC14P/F/FN/FT TC74AC14P,TC74AC14F,TC74AC14FN,TC74AC14FT The TC74AC14 is an advanced high speed CMOS SCHMITT INVERTER
More informationEngr354: Digital Logic Circuits
Engr354: Digital Logic Circuits Chapter 3: Implementation Technology Curtis Nelson Chapter 3 Overview In this chapter you will learn about: How transistors are used as switches; Integrated circuit technology;
More informationChapter 15 Integrated Circuits
Chapter 15 Integrated Circuits SKEE1223 Digital Electronics Mun im/arif/izam FKE, Universiti Teknologi Malaysia December 8, 2015 Overview 1 Basic IC Characteristics Packaging Logic Families Datasheets
More informationObsolete Product(s) - Obsolete Product(s)
HEX INVERTER (OPEN DRAIN) HIGH SPEED: t PD = 10ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) WIDE OPERATING VOLTAGE RANGE:
More informationPower Electronics. P. T. Krein
Power Electronics Day 10 Power Semiconductor Devices P. T. Krein Department of Electrical and Computer Engineering University of Illinois at Urbana-Champaign 2011 Philip T. Krein. All rights reserved.
More information. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54/74HCT373 M54/74HCT533
M54/74HCT373 M54/74HCT533 OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT HCT373 NON INVERTING - HCT533 INVERTING. HIGH SPEED t PD = 17 ns (TYP.) AT V CC =5V.LOW POWER DISSIPATION ICC =4µA (MAX.) AT TA =25 C.COMPATIBLE
More informationECE 340 Lecture 40 : MOSFET I
ECE 340 Lecture 40 : MOSFET I Class Outline: MOS Capacitance-Voltage Analysis MOSFET - Output Characteristics MOSFET - Transfer Characteristics Things you should know when you leave Key Questions How do
More informationLogic signal voltage levels
Logic signal voltage levels Logic gate circuits are designed to input and output only two types of signals: "high" (1) and "low" (0), as represented by a variable voltage: full power supply voltage for
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationELT 215 Operational Amplifiers (LECTURE) Chapter 5
CHAPTER 5 Nonlinear Signal Processing Circuits INTRODUCTION ELT 215 Operational Amplifiers (LECTURE) In this chapter, we shall present several nonlinear circuits using op-amps, which include those situations
More informationLecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1
Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation
More informationUnit 1 Session - 3 TTL Parameters
Objectives Understanding various TTL Parameters Floating Inputs Worst-Case Input Voltages & Output Voltages Profiles and Windows Compatibility Sourcing and Sinking Noise Immunity Standard Loading and Loading
More informationDifference between BJTs and FETs. Junction Field Effect Transistors (JFET)
Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs
More informationM74HC51TTR DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE
DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE HIGH SPEED: t PD = 11ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationECE380 Digital Logic. Logic values as voltage levels
ECE380 Digital Logic Implementation Technology: NMOS and PMOS Transistors, CMOS logic gates Dr. D. J. Jackson Lecture 13-1 Logic values as voltage levels V ss is the minimum voltage that can exist in the
More information