Synchronization of the distributed PWM carrier waves for Modular Multilevel Converters
|
|
- Jared Pope
- 5 years ago
- Views:
Transcription
1 Sychroizatio of the distributed PWM carrier waves for Modular Multilevel Coverters Paul Da Burlacu, Laszlo Mathe, IEEE Member ad Remus Teodorescu, IEEE Fellow Member Departmet of Eergy Techology, Aalborg Uiversity Abstract The half-bridge modular multilevel coverter has prove itself to be a suitable solutio for HVDC applicatio. I order to achieve high modularity ad fault tolerace, distributed cotrol strategy is oe possible solutio ad is discussed i this paper. Whe distributed cotrol strategy is used, there is a cetral cotroller ad a local cotroller i each sub-module (SM). A problem appears whe implemetig the modulatio usig this type of cotrol strategy; this is the lack of sychroizatio betwee the iteral clocks of the differet submodules cotrollers of the MMC. This will cause a drift betwee the PWM outputs of each sub-module icreasig the total harmoic distortio of the output voltage. This paper presets a solutio to sychroize the PWM outputs of the MMC submodules usig EtherCAT commuicatio protocol focusig o phase shifted PWM modulatio techique. I. INTRODUCTION High Voltage Direct Curret (HVDC) is typically used as a efficiet solutio for trasmittig electric power over log distaces. HVDC techology starts beig ecoomically attractive whe trasmissio distaces of 500 to 800 km are exceeded, depedig o differet factors. For uderwater cables is ecoomically feasible eve for smaller distaces like 50km [1]. Although lie-commutated coverters are still viable for bulk power trasmissio due to their low losses, i order to fulfill future field systems requiremets, self-commutated coverters or voltage source coverters (VSC) are more suitable [2]. Advatages of VSC are active ad reactive power flow cotrol, high reliability i weak or passive systems, flexible ad compact statio layout, asychroous coectio ad black start [3],[4]. The differet VSC discussed i the literature suitable for high power high voltage trasmissio are the two-level VSC, diode-clamped multi-level coverter, flyig capacitor multilevel coverter ad cascaded H-bridge multilevel coverter. As a alterative to the above metioed coverter types a ew topology has bee proposed, the Modular Multilevel Coverter (MMC). The MMC is composed of a umber of several submodules coected i series. A cofiguratio employig half bridges i each sub-module is show i Fig. 1. I this solutio each sub-module of the MMC has two termials ad cosists of two cotrolled switchig compoets, S1-, each of them equipped with a diode coected i atiparallel, D1-D2 ad a storage capacitor, oted with C [5]. Two protectio devices ca also be icluded i the desig, a relay, R1, paralleled with a Triac, T1. I case the sub-module suffers ay damage these protectio devices will be used to by-pass the sub-module esurig the cotiuous flow of the curret. The Triac T1 is used because of the ability to switch idepedetly of the curret directio ad its fast reactio times. The relay is slower tha the Triac; however it has lower losses whe coductig. I case the sub-module eeds to be bypassed the Triac will be tured o first because of its faster respose. Afterwards, whe the relay is o, the Triac is tured off agai ad the curret will flow oly though the relay miimizig the losses. The termial voltage of the sub-module,, ca be equal to 0 or Vc depedig o the switchig devices states. The value of V C will deped o the umber of sub-modules per phase, N, ad the DC-lik voltage, V C = 2V dc / N. The basic operatio of a sub-module is resumed i TABLE I. Whe talkig about the whole system, each of the phases of a MMC is also called leg. At the same time a leg has two arms, the upper arm ad the lower arm, both composed by sub-modules, where = N / 2. The umber of differet voltage levels at the output of a MMC is equal with N + 1[6]. Curret directio I sm > 0 I sm < 0 S1 state R1 I sm T1 TABLE I SUB-MODULE OPERATION STATES state S1 value D1 D2 Capacitor status C V C Fig. 1. Sketch of the MMC half bridge sub-module circuit. Coductig Device ON OFF V C Chargig D1 OFF ON 0 By-passed ON OFF V C Dischargig S1 OFF ON 0 By-passed D2
2 As all the sub-modules are coected i series, the MMC is easy to adapt to differet power ad voltage levels. I Fig. 2 a three phase MMC with N = 2 sub-modules i each phase is show. The umber of modules is variable, for example Siemes preseted MMC coverter topologies where more tha 200 sub-modules per arm are used [7], [8]. The two iductors are istalled o each arm, with the purpose to limit the circulatig curret ad curret rise i case of a DClik short circuit fault. As the umber of sub-modules is icreased the blockig voltage ratig of the switchig compoets is reduced ad the THD of the output voltage waveform is also reduced. This traslates i a reductio i the size of the ecessary filters [9]. The MMC has proved to be superior to its competitors for HVDC applicatios presetig the followig mai advatages: o eed to coect semicoductor switches i series [10], o eed to employ a bulky capacitor at DC termials, high modularity ca be achieved, redudat modules ca be iserted icreasig this way the reliability, easily scalability to differet power ad voltage levels, low total harmoic distortio, low switchig frequecies which traslates i small filters ad low switchig losses [8]. I this paper the MMC with a focus o distributed cotrol ad a solutio for PWM sychroizatio is preseted. The outlie of this paper is as follows: i sectio II cetralized ad distributed cotrol topologies for MMC are preseted. I sectio III phase shifted PWM ad sychroizatio issues are described. EtherCAT protocol ad Distributed Clocks systems used for distributed cotrol are preseted i sectio IV. Test setup descriptio ad implemetatio method are i sectio V. Results ad coclusios are preseted i sectios VI ad VII respectively. II. MMC CONTROL TOPOLOGIES For HVDC applicatios the umber of sub-modules of the MMC ca go up to a large umber makig the cotrol a very complex task [9]. The cotrol to be carried out for the MMC V dc /2 V dc /2 i dc i p Phase A Vau #2 Vau #2 Vau #2 Val #2 Val #2 Val #2 i i i Phase C Phase B i a i b i c Grid ca be divided ito five differet categories: 1) coverter output curret cotrol i order to cotrol the active ad reactive power, 2) DC lik voltage cotrol, 3) the submodules capacitors voltage levels cotrol, 4) circulatig curret cotrol, 5) the cotrol i case of faults. Takig this ito accout, two differet cotrol strategies have bee discussed i the literature, cetralized cotrol ad distributed cotrol [4]. I case of cetralized cotrol oly oe sigle cotroller is carryig out all the cotrol operatios ad eeded processig. The cotroller eeds to be very powerful give that the processig requiremets are itese ad also a large amout of sigals eed to be available [11], [4]. A simplified diagram of cetralized cotrol applied to a sigle phase MMC with eight sub-modules is show i Fig. 3. As a example of the cotrol sigals eeded, PWM output sigal ad capacitor voltage measuremet iput sigal for each sub-module are show i the figure. This approach hiders the modularizatio ad origiates reliability issues [4]. Whe distributed cotrol cofiguratio is used, each submodule has a idividual cotroller alog with a cetral cotroller. A commuicatio etwork must be established betwee the cetral ad the sub-module cotrollers. The processig load is distributed betwee the cetral ad the idividual cotrollers of each sub-module decreasig the umber of sigal wires ad hece, icreasig the reliability ad the modularizatio of the system [4]. Besides the metioed advatages, costs are icreased whe this cotrol topology is used because of the additioal commuicatio hardware required [4]. For the distributed topology the cetral cotroller will take care of the high level cotrol, which icludes the curret cotrol, DC lik cotrol ad averagig cotrol. The averagig SUB-MODULE 1 SUB-MODULE 2 SUB-MODULE 3 SUB-MODULE 4 SUB-MODULE 5 SUB-MODULE 6 SUB-MODULE 7 SUB-MODULE 8 PWM1 PWM2 PWM3 PWM4 PWM5 PWM6 PWM7 PWM8 Vc5 Vc4 Vc6 Vc7 Vc3 Vc8 Vc1 Vc2 Cetral Cotroller *Curret cotrol *DC lik cotrol *Averagig cotrol *Balacig cotrol *Fault cotrol Fig. 2. Three phase modular multilevel coverter. Fig. 3. Block diagram of the MMC cetralized cotrol strategy.
3 cotrol performs the circulatig curret cotrol ad the overall capacitor voltage level cotrol [12], [9], [11]. Each sub-module will carry out the PWM computatios alog to the fault cotrol ad a idividual capacitor voltage level cotrol, also called balacig cotrol. Furthermore, the measuremets of curret ad voltage will also be performed locally i each sub-module [9]. A geeral diagram with the distributed cotrol structure is show i Fig. 4. Due to the higher modularity ad reliability, the distributed topology has bee chose whe buildig the small scale MMC used for the experimetal tests preseted i this paper. The real time commuicatio protocol chose for its good performaces, sychroizatio ad fault tolerace capabilities is EtherCAT. III. MMC MODULATION AND SYNCHRONIZATION ISSUES Several PWM techiques have bee proposed i the literature for MMC. These techiques are based o the compariso of a referece sigal with differet triagular carrier sigals ad are also kow as multi-carrier PWM techiques. The most commo multi-carrier PWM techiques are Phase Dispositio (PD), Phase Oppositio Dispositio (POD), Alterative Phase Oppositio Dispositio (APOD) ad Phase Shifted (PS) [4], [13]. I this paper the PS techique is used due to its easy usage for distributed cotrol ad its lower harmoic cotet geerated i the output voltage [4]. The phase-shifted PWM techique uses as may carrier sigals as umber of sub-modules, oted with N. Betwee all of the carriers a phase shift of α=360 /N, where 360 correspods to the period of the carrier sigals, should be maitaied. Half of the carriers,, belog to the upper arm ad the other half to the lower arm. The triagular sigals which belog to the same arm will have a phase shift of (2*360 )/N betwee each other. Two referece sigals are also used, oe for the upper arm ad oe for the lower. Both refereces are equal with a phase differece of 180. If the referece sigal is grater that the carrier, S1 is tured ON ad is tured OFF (see Fig. 1). I the same way if the referece sigal is less tha the carrier the S1 is tured OFF ad is tured ON. I Fig. 5 the referece ad carrier sigals, with frequecies of 50HZ fudametal ad 1KHz carrier, are illustrated for a 9 level coverter upper arm. With the distributed cotrol ad phase-shifted PWM practical issues appears at the implemetatio stage, this is a drift or lack of sychroizatio betwee the PWM waves of the differet sub-modules. I distributed cotrol method each of the sub-modules has a local cotroller which will be i charge of performig the modulatio algorithm. The carrier sigal used for PWM is geerated by usig the iteral couter of the cotroller ad will be compared with the referece sigal set by the cetral cotroller. The umber of pulses of the cotroller iteral oscillator will be couted icreasig the couter value. Whe the value correspodig to the carrier period is reached the couter value is set to zero ad the process starts agai. I order to implemet the phase shifted PWM techique, the couters of the differet cotrollers should be perfectly sychroized. They should start the coutig ad cout at the same time. I a real applicatio however, this two coditios R1 I sm T1 SUB-MODULE 1 S1 D1 C V C D2 LOCAL CONTROLLER *Fault cotrol *Balacig cotrol Comuicatio BUS CENTRAL CONTROLLER *Curret cotrol *DC lik cotrol *Averagig cotrol R1 I sm T1 SUB-MODULE N S1 D1 C V C D2 LOCAL CONTROLLER *Fault cotrol *Balacig cotrol Comuicatio BUS Fig. 4. Block diagram of the MMC distributed cotrol strategy. Fig. 5. Carrier waveform ad the puls geeratio fo the SM with PS-PWM techique.
4 will ot be fulfilled without a additioal sychroizatio method, which will be discussed later i the paper. I first place, whe powerig up the cotrollers from the SM there will be differet delays util the couters are started. I secod place, due to maufacturig toleraces, there will be small drifts betwee the iteral oscillators of the cotrollers. These two factors are causig that the coutig will ot occur at the same time. Whe the carrier sigals of each submodule of the MMC are ot sychroized, the output voltage will be distorted icreasig the total harmoic distortio. This pheomeo is ot give i cetralized cotrol topology as oly oe cetral cotroller is used ad hece, the same oscillator gives the time base for the PWM couters. I this paper a method for PWM sychroizatio is proposed. The method is based o the usage of the EtherCAT Distributed Clocks (DC) mechaism. IV. ETHERCAT COMMUNICATION PROTOCOL AND DISTRIBUTED CLOCKS EtherCAT is a ope source protocol based o Etheret which allows full duplex commuicatio ad uses the classical master-slave cofiguratio. Oly the master of the etwork is allowed to sed a EtherCAT frame [14]. Each EtherCAT slave reads ad writes data o the fly. Whe the master seds a telegram it goes to the first slave of the etwork which processes the data ad the seds the telegram further to the ext slave. This process goes o util the last slave of the segmet is reached. The last slave will sed the message back to the master. The telegram will be delayed by the wire propagatio delay ad the processig delay itroduced by the slaves [15]. Distributed Clocks mechaism is a EtherCAT protocol feature used for high precisio clock sychroizatio ad geeratio of sychroous output sigals. Each EtherCAT slave has a iteral clock. Similar to the PWM case commeted above, a differece betwee the slave clocks may exist due to the followig two reasos. First, whe the slaves are tured o the iteral register holdig the curret time is set to zero, however this does ot occur at the same time i all the slaves ad a iitial offset betwee the clocks will be preset. Secod, a small differece betwee the frequecies of the iteral oscillators of the slaves will always exist. Oe of the clocks, usually the clock of the first slave, is used as a referece. The DC algorithm will be i charge of sychroizig the EtherCAT master ad slaves clocks with the referece clock. This will be doe by calculatig ad compesatig the propagatio delay betwee each slave, the iitial time offset ad the local clock drifts [16],[9],[7],[11], [15]. Geeratio of sychroized output sigals is also possible due to DC mechaism. As the iteral clocks are sychroized, all the slaves i a EtherCAT etwork will be able to geerate a sychroized output with a jitter dow to aosecods. This is a key feature for the sychroizatio of the MMC modules as discussed i the ext sectio [14]. Other importat EtherCAT feature is that it allows commuicatio redudacy i the etwork usig a rig cofiguratio as show i Fig. 7. Each EtherCAT device has two ports, A ad B. The master will sed the telegram at the same time through both ports; hece, if the commuicatio cable betwee two sub-modules is broke the MMC ca cotiue ormal operatio as the master is still able to commuicate with all slaves. This provides better reliability to the system. V. TEST SETUP DESCRIPTION AND SYNCHRONIZATION METHOD IMPLEMENTATION For the experimetal tests a small scale MMC with EtherCAT commuicatio bus was built ad it is show i Fig. 6. Followig the distributed cotrol distributio, the BECKHOFF C idustrial PC is used as the cetral cotroller ad master of the etwork. This PC has already built-i EtherCAT hardware with master capabilities ad the differet cofiguratios ad high level cotrol were implemeted i C++ usig TwiCAT 3 software. The EtherCAT slave board used for the sub-modules implemetatio is the BECKHOFF piggyback FB which ca be cotrolled through commuicatio with a exteral cotroller. The piggyback board is the iterface betwee the cetral ad the sub-module local cotrollers. The master commuicates with the piggyback through EtherCAT ad the piggyback will commuicate with the local cotroller through. The sub-module local cotroller is a TMS320F28069 Texas Istrumets. The will perform the low level cotrol ad PWM algorithm. The slave board sigal is also coected to the. is used to sychroize the PWM sigals of the sub-modules. For the sychroizatio test the master alog with four sub-modules were used. A diagram with the geeral cofiguratio is showed i Fig. 7. The PWM sychroizatio method is based o EtherCAT slave capability of geeratig a cyclic sychroizatio output sigal. Each slave will geerate this sigal though the Fig. 6. Picture of the MMC test setup sub-modules.
5 output lie. The lie is coected to the local. The differece betwee the sigals geerated will be of a few s. This has bee tested obtaiig values i the rage of 5 to 15 s. will be ormally at high level but whe a cycle period is completed it will geerate a small duratio low pulse. Whe the sychroizatio output goes from high to a low state the will detect the fallig edge geeratig a exteral iterrupt. Whe the exteral iterrupt is detected the PWM couter register of the is set to 0. For the tests the system was cofigured as follows. The master was set ito cyclic mode with a cycle time of 1ms. Hece, the master will sed a ew referece value ad geerate a sychroizatio sigal every millisecod. The is cofigured to geerate a PWM with period of 1ms. The couter is cofigured i up-cout mode. The referece value set by the master is loaded ito a register. Whe the couter is equal to zero the output is set HIGH, whe the couter is equal or greater tha the referece value the output is set LOW. VI. MEASUREMENT RESULTS I first place, some captures made whe o sychroizatio techique is applied are preseted. All submodules have the same cofiguratio ad the same software is ruig i them. Ideally, all the PWM sigals geerated by the sub-modules should be i phase but as ca be see i Fig. 8, 9 ad 10 a drift exists due to the effects metioed before. The phase differece betwee the sigals is radom ad varies i time. I secod place some PWM waves measured whe the sychroizatio method described i the previous poit are preseted. The method uses the capability of the microcotroller for software forced sychroizatio. Whe the exteral iterrupt is detected the software forced sychroizatio bit is set to 1 ad hece the value of the iteral couter is set to 0. The measuremet results obtaied whe usig this method are preseted i Fig 11, 12 ad 13. For clarity oly three PWM are show. As it ca be observed the sychroizatio betwee the PWM sigals is successfully obtaied. SUB-MODULE 1 *Fault cotrol *Balacig cotrol SUB-MODULE 2 EtherCAT comuicatio BUS *Fault cotrol *Balacig cotrol *Fault cotrol *Balacig cotrol SUB-MODULE 3 Port A Port B BECKHOFF C *Curret cotrol *DC lik cotrol *Averagig cotrol Fig. 8. PWM output whe o sychroizatio techique is applied. SUB-MODULE 4 *Fault cotrol *Balacig cotrol Fig. 7. Test setup diagram. Fig. 9. PWM output whe o sychroizatio techique is applied.
6 Fig. 13. PWM output whe sychroizatio techique is applied. Fig. 10. PWM output whe o sychroizatio techique is applied. VII. CONCLUSIONS This paper focuses i distributed cotrol topology usig phase shifted PWM algorithm for MMC. A particular problem of this cotrol topology is the lack of sychroizatio betwee the PWM output sigals of each sub-module. This problem is explaied ad a solutio based o EtherCAT Distributed Clocks mechaism is preseted. The measured results obtaied whe the sychroizatio techique is applied are satisfactory. The PWM sigals of the sub-modules are sychroized with a maximum jitter i the rage of 10 to 15us maitaiig the performace of the MMC. ACKNOWLEDGMENTS The work is fiacially supported by The Daish Coucil for Strategic Research ad EUDP through the ACEMU-project. Fig. 11. PWM output whe sychroizatio techique is applied. Fig. 12. PWM output whe sychroizatio techique is applied. REFERENCES [1] SIEMENS. High Voltage Direct Curret Trasmissio - Prove Techology for Power Exchage [Olie]. available: [2] M. Davies, M. Dommaschk, J. Dor, J. Lag, D. Retzma, D. Soeragr, "HVDC PLUS - basics ad priciples of operatio, SIEMENS," [3] K. Friedrich, "Moder HVDC PLUS applicatio of VSC i Modular Multilevel Coverter topology," i Idustrial Electroics (ISIE), 2010 IEEE Iteratioal Symposium o, 2010, pp [4] Youg-Mi Park, Ha-Seog Yoo, Hyu-Wo Lee, Myug-Gil Jug, Se-Hyu Lee, Choog-Dog Lee, Sag-Bi Lee ad Ji-Yoo Yoo, "A Simple ad Reliable PWM Sychroizatio & Phase-Shift Method for Cascaded H-Bridge Multilevel Iverters based o a Stadard Serial Commuicatio Protocol," i Idustry Applicatios Coferece, st IAS Aual Meetig. Coferece Record of the 2006 IEEE, 2006, pp [5] E. Solas, G. Abad, J.A. Barrea, A. Cárcar ad S. Aurteetxea, "Modulatio of Modular Multilevel Coverter for HVDC applicatio," i Power Electroics ad Motio Cotrol Coferece (EPE/PEMC), th Iteratioal, 2010, pp. T2-84-T2-89. [6] E. Solas, G. Abad, J.A. Barrea, A. Cárcar ad S. Aurteetxea, "Modellig, simulatio ad cotrol of Modular Multilevel
7 Coverter," i Power Electroics ad Motio Cotrol Coferece (EPE/PEMC), th Iteratioal, 2010, pp. T2-90-T2-96. [7] C. Toh ad L.E. Norum, "A high speed cotrol etwork sychroizatio jitter evaluatio for embedded moitorig ad cotrol i modular multilevel coverter," i PowerTech (POWERTECH), 2013 IEEE Greoble, 2013, pp [8] H.-.Kaak, "Modular multilevel coverters ad HVDC/FACTS: A success story," i Power Electroics ad Applicatios (EPE 2011), Proceedigs of the th Europea Coferece o, 2011, pp [9] Shaoju Huag, R. Teodorescu ad L. Mathe, "Aalysis of commuicatio based distributed cotrol of MMC for HVDC," i Power Electroics ad Applicatios (EPE), th Europea Coferece o, 2013, pp [10] U. Gaaratha, S.K. Chaudhary, A.M. Gole ad R. Teodorescu, "Modular multi-level coverter based HVDC system for grid coectio of offshore wid power plat," i AC ad DC Power Trasmissio, ACDC. 9th IET Iteratioal Coferece o, 2010, pp [11] E. Petre Ei, "Fault tolerat distributed cotrol strategy for modular multilevel coverter i HVDC applicatio - departmet of eergy techology, aalborg uiversity," [12] M. Hagiwara ad H. Akagi, "Cotrol ad experimet of pulsewidthmodulated modular multilevel coverters," Power Electroics, IEEE Trasactios o, vol. 24, o. 7, pp [13] G.S. Kostatiou ad V.G. Agelidis, "Performace evaluatio of half-bridge cascaded multilevel coverters operated with multicarrier siusoidal PWM techiques," i Idustrial Electroics ad Applicatios, ICIEA th IEEE Coferece o, 2009, pp [14] Aoymous EtherCAT Group : [15] Bechhoff, "Hardware data sheet ET1100," [16] G. Cea, I.C. Bertolotti, S. Scazio, A. Valezao ad C. Zuio, "O the accuracy of the distributed clock mechaism i EtherCAT," i Factory Commuicatio Systems (WFCS), th IEEE Iteratioal Workshop o, 2010, pp
Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter
Desig of FPGA- Based SPWM Sigle Phase Full-Bridge Iverter Afarulrazi Abu Bakar 1, *,Md Zarafi Ahmad 1 ad Farrah Salwai Abdullah 1 1 Faculty of Electrical ad Electroic Egieerig, UTHM *Email:afarul@uthm.edu.my
More informationSEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE
SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE T. Porselvi 1 ad Ragaath Muthu 1 Sri Sairam Egieerig College, Cheai, Idia SSN College of Egieerig, Cheai, Idia E-Mail: tporselvi@yahoo.com
More informationDesign of FPGA Based SPWM Single Phase Inverter
Proceedigs of MUCEET2009 Malaysia Techical Uiversities Coferece o Egieerig ad Techology Jue 20-22, 2009, MS Garde,Kuata, Pahag, Malaysia MUCEET2009 Desig of FPGA Based SPWM Sigle Phase Iverter Afarulrazi
More informationSingle Bit DACs in a Nutshell. Part I DAC Basics
Sigle Bit DACs i a Nutshell Part I DAC Basics By Dave Va Ess, Pricipal Applicatio Egieer, Cypress Semicoductor May embedded applicatios require geeratig aalog outputs uder digital cotrol. It may be a DC
More informationPerformance and Analysis with Power Quality improvement with Cascaded Multi-Level Inverter Fed BLDC Motor Drive
Iteratioal Joural of Recet Advaces i Egieerig & Techology (IJRAET) Performace ad Aalysis with Power Quality improvemet with Cascaded Multi-Level Iverter Fed BLDC Motor Drive 1 N. Raveedra, 2 V.Madhu Sudha
More informationAN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE
9 IJRIC. All rights reserved. IJRIC www.ijric.org E-ISSN: 76-3336 AN ESTIMATION OF MULTILEVEL INVERTER FED INDUCTION MOTOR DRIVE K.RAMANI AND DR.A. KRISHNAN SMIEEE Seior Lecturer i the Departmet of EEE
More informationINCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION
XIX IMEKO World Cogress Fudametal ad Applied Metrology September 6, 9, Lisbo, Portugal INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION Dalibor
More informationA New Basic Unit for Cascaded Multilevel Inverters with the Capability of Reducing the Number of Switches
Joural of Power Electroics, ol, o, pp 67-677, July 67 JPE --6 http://dxdoiorg/6/jpe67 I(Prit: 98-9 / I(Olie: 9-78 A ew Basic Uit for Cascaded Multi Iverters with the Capability of Reducig the umber of
More informationAPPLICATION NOTE UNDERSTANDING EFFECTIVE BITS
APPLICATION NOTE AN95091 INTRODUCTION UNDERSTANDING EFFECTIVE BITS Toy Girard, Sigatec, Desig ad Applicatios Egieer Oe criteria ofte used to evaluate a Aalog to Digital Coverter (ADC) or data acquisitio
More informationApplication of Improved Genetic Algorithm to Two-side Assembly Line Balancing
206 3 rd Iteratioal Coferece o Mechaical, Idustrial, ad Maufacturig Egieerig (MIME 206) ISBN: 978--60595-33-7 Applicatio of Improved Geetic Algorithm to Two-side Assembly Lie Balacig Ximi Zhag, Qia Wag,
More informationMultilevel Inverter with Dual Reference Modulation Technique for Grid-Connected PV System
Multilevel Iverter with Dual Referece Modulatio Techique f Grid-Coected PV System N. A. Rahim, Sei Member, IEEE, J. Selvaraj Abstract This paper presets a sigle-phase five-level gridcoected PV iverter
More informationDIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS
Molecular ad Quatum Acoustics vol. 7, (6) 95 DGTALL TUNED SNUSODAL OSCLLATOR USNG MULTPLE- OUTPUT CURRENT OPERATONAL AMPLFER FOR APPLCATONS N HGH STABLE ACOUSTCAL GENERATORS Lesław TOPÓR-KAMŃSK Faculty
More informationAME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94595A AME5046 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationA Bipolar Cockcroft-Walton Voltage Multiplier for Gas Lasers
America Joural of Applied cieces 4 (10): 79-799, 007 N 1546-99 007 ciece Publicatios orrespodig Author: A Bipolar ockcroft-walto Voltage Multiplier for Gas Lasers hahid qbal ad Rosli Besar Faculty of Egieerig
More informationA New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code
Proceedigs of the 4th WSEAS It. Coferece o Electromagetics, Wireless ad Optical Commuicatios, Veice, Italy, November 0-, 006 107 A New Space-Repetitio Code Based o Oe Bit Feedback Compared to Alamouti
More information(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)
EEEB73 Electroics Aalysis & esig II () Review of The MOSFET (Metal-Oxide-Semicoductor Field Effect Trasistor) Referece: Neame, Chapter 3 ad Chapter 4 Learig Outcome Able to describe ad use the followig:
More informationHigh-Order CCII-Based Mixed-Mode Universal Filter
High-Order CCII-Based Mixed-Mode Uiversal Filter Che-Nog Lee Departmet of Computer ad Commuicatio Egieerig, Taipei Chegshih Uiversity of Sciece ad Techology, Taipei, Taiwa, R. O. C. Abstract This paper
More informationMeasurement of Equivalent Input Distortion AN 20
Measuremet of Equivalet Iput Distortio AN 2 Applicatio Note to the R&D SYSTEM Traditioal measuremets of harmoic distortio performed o loudspeakers reveal ot oly the symptoms of the oliearities but also
More informationA Heuristic Method: Differential Evolution for Harmonic Reduction in Multilevel Inverter System
Iteratioal Joural of Computer ad Electrical Egieerig, Vol. 5, o. 5, October 013 A Heuristic Method: Differetial Evolutio for Harmoic Reductio i Multilevel Iverter System P. Jamua ad C. Christober Asir
More informationA study on the efficient compression algorithm of the voice/data integrated multiplexer
A study o the efficiet compressio algorithm of the voice/data itegrated multiplexer Gyou-Yo CHO' ad Dog-Ho CHO' * Dept. of Computer Egieerig. KyiigHee Uiv. Kiheugup Yogiku Kyuggido, KOREA 449-71 PHONE
More informationBy: Pinank Shah. Date : 03/22/2006
By: Piak Shah Date : 03/22/2006 What is Strai? What is Strai Gauge? Operatio of Strai Gauge Grid Patters Strai Gauge Istallatio Wheatstoe bridge Istrumetatio Amplifier Embedded system ad Strai Gauge Strai
More informationTechnical Explanation for Counters
Techical Explaatio for ers CSM_er_TG_E Itroductio What Is a er? A er is a device that couts the umber of objects or the umber of operatios. It is called a er because it couts the umber of ON/OFF sigals
More informationTitle of the Paper. Graphical user interface load flow solution of radial distribution network
/Iteratioal Coferece Papers: 201718 S.No. Dept. Name of the Staff Desigati o Title of the Paper /Coferece Area Graphical user iterface load flow solutio of radial distributio etwork Dr.G.Ravidraath Prof&
More informationSubscriber Pulse Metering (SPM) Detection
Subscriber Pulse Meterig () Detectio Versatile telephoe call-charge ad security fuctios for PBX, Payphoe ad Pair-Gai applicatios - employig CML s family of 12kHz ad 16kHz ICs INNOVATIONS INV/Telecom//1
More informationHB860H 2-phase Hybrid Servo Drive
HB860H 2-phase Hybrid Servo Drive 20-70VAC or 30-100VDC, 8.2A Peak No Tuig, Nulls loss of Sychroizatio Closed-loop, elimiates loss of sychroizatio Broader operatig rage higher torque ad higher speed Reduced
More informationAnalysis and Optimization Design of Snubber Cricuit for Isolated DC-DC Converters in DC Power Grid
Aalysis ad Optimizatio Desig of Subber Cricuit for Isolated DC-DC Coverters i DC Power Grid Koji Orikawa Nagaoka Uiversity of Techology Nagaoka, Japa orikawa@st.agaokaut.ac.jp Ju-ichi Itoh Nagaoka Uiversity
More informationAME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY
PD-94597A AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY Descriptio The AME Series of EMI filters have bee desiged to provide full compliace with the iput lie reflected ripple curret requiremet specified
More informationIntermediate Information Structures
Modified from Maria s lectures CPSC 335 Itermediate Iformatio Structures LECTURE 11 Compressio ad Huffma Codig Jo Roke Computer Sciece Uiversity of Calgary Caada Lecture Overview Codes ad Optimal Codes
More informationHVIC Technologies for IPM
HVIC Techologies for IPM JONISHI, Akihiro AKAHANE, Masashi YAMAJI, Masaharu ABSTRACT A high voltage itegrated (HVIC), which is a gate driver IC with a high breakdow voltage, is oe of the key devices required
More informationMeasurements of the Communications Environment in Medium Voltage Power Distribution Lines for Wide-Band Power Line Communications
Measuremets of the Commuicatios viromet i Medium Voltage Power Distributio Lies for Wide-Bad Power Lie Commuicatios Jae-Jo Lee *,Seug-Ji Choi *,Hui-Myoug Oh *, Wo-Tae Lee *, Kwa-Ho Kim * ad Dae-Youg Lee
More informationCHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER
95 CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER 5.1 GENERAL Ru-legth codig is a lossless image compressio techique, which produces modest compressio ratios. Oe way of icreasig the compressio ratio of a ru-legth
More informationSmart Energy & Power Quality Solutions. ProData datalogger. Datalogger and Gateway
Smart Eergy & Power Quality Solutios ProData datalogger Datalogger ad Gateway Smart ad compact: Our most uiversal datalogger ever saves power costs Etheret coectio Modbus-Etheret-Gateway 32 MB 32 MB memory
More informationA SELECTIVE POINTER FORWARDING STRATEGY FOR LOCATION TRACKING IN PERSONAL COMMUNICATION SYSTEMS
A SELETIVE POINTE FOWADING STATEGY FO LOATION TAKING IN PESONAL OUNIATION SYSTES Seo G. hag ad hae Y. Lee Departmet of Idustrial Egieerig, KAIST 373-, Kusug-Dog, Taejo, Korea, 305-70 cylee@heuristic.kaist.ac.kr
More informationOPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS
OPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS G.C. Cardarilli, M. Re, A. Salsao Uiversity of Rome Tor Vergata Departmet of Electroic Egieerig Via del Politecico 1 / 00133 / Rome / ITAL {marco.re,
More informationPROJECT #2 GENERIC ROBOT SIMULATOR
Uiversity of Missouri-Columbia Departmet of Electrical ad Computer Egieerig ECE 7330 Itroductio to Mechatroics ad Robotic Visio Fall, 2010 PROJECT #2 GENERIC ROBOT SIMULATOR Luis Alberto Rivera Estrada
More informationMEASUREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQUENCY RANGE 0,02-10KHZ.
ELECTRONICS 00 September, Sozopol, BLGARIA MEASREMENT AND CONTORL OF TOTAL HARMONIC DISTORTION IN FREQENCY RANGE 0,0-0KHZ. Plame Agelov Agelov Faculty for Computer Sciece, Egieerig ad Natural Studies,
More informationTotal Harmonics Distortion Reduction Using Adaptive, Weiner, and Kalman Filters
Wester Michiga Uiversity ScholarWorks at WMU Master's Theses Graduate College 6-2016 Total Harmoics Distortio Reductio Usig Adaptive, Weier, ad Kalma Filters Liqaa Alhafadhi Wester Michiga Uiversity, liquaa.alhafadhi@yahoo.com
More informationIntroduction to Wireless Communication Systems ECE 476/ECE 501C/CS 513 Winter 2003
troductio to Wireless Commuicatio ystems ECE 476/ECE 501C/C 513 Witer 2003 eview for Exam #1 March 4, 2003 Exam Details Must follow seatig chart - Posted 30 miutes before exam. Cheatig will be treated
More informationOutline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture
Aalog Fuctioal Testig i Mixed-Sigal s Jie Qi Dept. of Electrical & Computer Egieerig Aubur Uiversity Co-Advisors: Charles Stroud ad Foster Dai Outlie Motivatio ad Backgroud Built-I Self-Test Architecture
More informationHOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING
HOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING H. Chadsey U.S. Naval Observatory Washigto, D.C. 2392 Abstract May sources of error are possible whe GPS is used for time comparisos. Some of these mo
More informationWAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI
WAVE-BASED TRANSIENT ANALYSIS USING BLOCK NEWTON-JACOBI Muhammad Kabir McGill Uiversity Departmet of Electrical ad Computer Egieerig Motreal, QC H3A 2A7 Email: muhammad.kabir@mail.mcgill.ca Carlos Christofferse
More informationInternational Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)
teratioal Associatio of Scietific ovatio ad Research (ASR) (A Associatio Uifyig the Scieces, Egieerig, ad Applied Research) teratioal Joural of Emergig Techologies i Computatioal ad Applied Scieces (JETCAS)
More informationResearch Article Modeling and Analysis of Cascade Multilevel DC-DC Boost Converter Topologies Based on H-bridge Switched Inductor
Research Joural of Applied Scieces, Egieerig ad Techology 9(3): 45-57, 205 DOI:0.9026/rjaset.9.389 ISSN: 2040-7459; e-issn: 2040-7467 205 Maxwell Scietific Publicatio Corp. Submitted: September 25, 204
More informationICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997
August 997 Features Guarateed V Operatio Very Low Curret Cosumptio (Typ).... µa at V All Outputs TTL Compatible O Chip Oscillator Feedback Resistor Oscillator Requires Oly Exteral compoets: Fixed Capacitor,
More informationELEC 204 Digital Systems Design
Fall 2013, Koç Uiversity ELEC 204 Digital Systems Desig Egi Erzi College of Egieerig Koç Uiversity,Istabul,Turkey eerzi@ku.edu.tr KU College of Egieerig Elec 204: Digital Systems Desig 1 Today: Datapaths
More informationSEE 3263: ELECTRONIC SYSTEMS
SEE 3263: ELECTRONIC SYSTEMS Chapter 5: Thyristors 1 THYRISTORS Thyristors are devices costructed of four semicoductor layers (pp). Four-layer devices act as either ope or closed switches; for this reaso,
More informationMethods to Reduce Arc-Flash Hazards
Methods to Reduce Arc-Flash Hazards Exercise: Implemetig Istataeous Settigs for a Maiteace Mode Scheme Below is a oe-lie diagram of a substatio with a mai ad two feeders. Because there is virtually o differece
More informationAnalysis of SDR GNSS Using MATLAB
Iteratioal Joural of Computer Techology ad Electroics Egieerig (IJCTEE) Volume 5, Issue 3, Jue 2015 Aalysis of SDR GNSS Usig MATLAB Abstract This paper explais a software defied radio global avigatio satellite
More informationAnalysis, design and implementation of a residential inductive contactless energy transfer system with multiple mobile clamps
Aalysis, desig ad implemetatio of a residetial iductive cotactless eergy trasfer system with multiple mobile clamps Arash Momeeh 1, Miguel Castilla 1, Mohammad Moradi Ghahderijai 1, Jaume Miret 1, Luis
More informationIndicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer
FX/FX/FX Series DIN W7 7, W8 96, W 7mm er/timer Features 6 iput modes ad output modes ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) or No voltage iput (NPN) dditio of Up/Dow iput mode Wide
More informationExperimental Noise Analysis of Reed Switch Sensor Signal under Environmental Vibration
Computer Techology ad Applicatio 7 (16) 96-1 doi: 1.1765/1934-733/16..4 D DAVID PUBLISHING Experimetal Noise Aalysis of Reed Switch Sesor Sigal uder Evirometal Vibratio Odgerel Ayurzaa 1 ad Hiesik Kim
More informationA GHz Constant KVCO Low Phase Noise LC-VCO and an Optimized Automatic Frequency Calibrator Applied in PLL Frequency Synthesizer
A 4.6-5.6 GHz Costat KVCO Low Phase Noise LC-VCO ad a Optimized Automatic Frequecy Calibrator Applied i PLL Frequecy Sythesizer Hogguag Zhag, Pa Xue, Zhiliag Hog State Key Laboratory of ASIC & System Fuda
More informationHigh Speed Area Efficient Modulo 2 1
High Speed Area Efficiet Modulo 2 1 1-Soali Sigh (PG Scholar VLSI, RKDF Ist Bhopal M.P) 2- Mr. Maish Trivedi (HOD EC Departmet, RKDF Ist Bhopal M.P) Adder Abstract Modular adder is oe of the key compoets
More informationReduction of Harmonic in a Multilevel Inverter Using Optimized Selective Harmonic Elimination Approach
ISSN (Olie) : 2319-8753 ISSN (Prit) : 2347-6710 Iteratioal Joural of Iovative Research i Sciece, Egieerig ad Techology Volume 3, Special Issue 3, March 2014 2014 Iteratioal Coferece o Iovatios i Egieerig
More informationECE 333: Introduction to Communication Networks Fall Lecture 4: Physical layer II
ECE 333: Itroductio to Commuicatio Networks Fall 22 Lecture : Physical layer II Impairmets - distortio, oise Fudametal limits Examples Notes: his lecture cotiues the discussio of the physical layer. Recall,
More informationDelta- Sigma Modulator with Signal Dependant Feedback Gain
Delta- Sigma Modulator with Sigal Depedat Feedback Gai K.Diwakar #1 ad V.Vioth Kumar *2 # Departmet of Electroics ad Commuicatio Egieerig * Departmet of Electroics ad Istrumetatio Egieerig Vel Tech Uiversity,Cheai,
More informationModel Display digit Size Output Power supply 24VAC 50/60Hz, 24-48VDC 9999 (4-digit) 1-stage setting
FXY Series DIN W7 6mm Of er/timer With Idicatio Oly Features ig speed: cps/cps/kcps/kcps Selectable voltage iput (PNP) method or o-voltage iput (NPN) method Iput mode: Up, Dow, Dow Dot for Decimal Poit
More informationA Novel Small Signal Power Line Quality Measurement System
IMTC 3 - Istrumetatio ad Measuremet Techology Coferece Vail, CO, USA, - May 3 A ovel Small Sigal Power Lie Quality Measuremet System Paul B. Crilly, Erik Leadro Boaldi, Levy Ely de Lacarda de Oliveira,
More informationComparison of Frequency Offset Estimation Methods for OFDM Burst Transmission in the Selective Fading Channels
Compariso of Frequecy Offset Estimatio Methods for OFDM Burst Trasmissio i the Selective Fadig Chaels Zbigiew Długaszewski Istitute of Electroics ad Telecommuicatios Pozań Uiversity of Techology 60-965
More informationA New Frequency for Offshore Wind-farm based on Component Loss Calculation
Iteratioal Joural of Electrical Egieerig. ISSN 0974-2158 Volume 11, Number 2 (2018), pp. 157-168 Iteratioal Research Publicatio House http://www.irphouse.com A New Frequecy for Offshore Wid-farm based
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickso Departmet of Electrical, Computer, ad Eergy Egieerig Uiversity of Colorado, Boulder 4.2.2. The Power MOSFET Gate Source Gate legths approachig oe micro p - p Cosists of may small ehacemetmode
More informationFaulty Clock Detection for Crypto Circuits Against Differential Faulty Analysis Attack
Faulty Clock Detectio for Crypto Circuits Agaist Differetial Faulty Aalysis Attack Pei uo ad Yusi Fei Departmet of Electrical ad Computer Egieerig Northeaster Uiversity, Bosto, MA 02115 Abstract. Differetial
More informationSensors & Transducers 2015 by IFSA Publishing, S. L.
Sesors & Trasducers 215 by IFSA Publishig, S. L. http://www.sesorsportal.com Uiversal Sesors ad Trasducers Iterface for Mobile Devices: Metrological Characteristics * Sergey Y. YURISH ad Javier CAÑETE
More informationCOMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS
COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS Mariusz Ziółko, Przemysław Sypka ad Bartosz Ziółko Departmet of Electroics, AGH Uiversity of Sciece ad Techology, al. Mickiewicza 3, 3-59 Kraków, Polad,
More informationCP 405/EC 422 MODEL TEST PAPER - 1 PULSE & DIGITAL CIRCUITS. Time: Three Hours Maximum Marks: 100
PULSE & DIGITAL CIRCUITS Time: Three Hours Maximum Marks: 0 Aswer five questios, takig ANY TWO from Group A, ay two from Group B ad all from Group C. All parts of a questio (a, b, etc. ) should be aswered
More informationAnalysis of Neutral Point Clamped Multilevel Inverter Using Space Vector Modulation Technique
Iteratioal Joural of Egieerig ad Techical Research (IJETR) ISSN: 2321-869, Volume-3, Issue-2, February 215 Aalysis of Neutral Poit Clamped Multilevel Iverter Usig Space Vector Modulatio Techique M.Aad,
More information7. Counting Measure. Definitions and Basic Properties
Virtual Laboratories > 0. Foudatios > 1 2 3 4 5 6 7 8 9 7. Coutig Measure Defiitios ad Basic Properties Suppose that S is a fiite set. If A S the the cardiality of A is the umber of elemets i A, ad is
More informationBANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE SIERPINSKI CARPET GEOMETRY
ISSN: 2229-6948(ONLINE) DOI: 10.21917/ijct.2013.0095 ICTACT JOURNAL ON COMMUNICATION TECHNOLOGY, MARCH 2013, VOLUME: 04, ISSUE: 01 BANDWIDTH AND GAIN ENHANCEMENT OF MULTIBAND FRACTAL ANTENNA BASED ON THE
More information4. INTERSYMBOL INTERFERENCE
DATA COMMUNICATIONS 59 4. INTERSYMBOL INTERFERENCE 4.1 OBJECT The effects of restricted badwidth i basebad data trasmissio will be studied. Measuremets relative to itersymbol iterferece, usig the eye patter
More informationTMCM BLDC MODULE. Reference and Programming Manual
TMCM BLDC MODULE Referece ad Programmig Maual (modules: TMCM-160, TMCM-163) Versio 1.09 August 10 th, 2007 Triamic Motio Cotrol GmbH & Co. KG Sterstraße 67 D 20357 Hamburg, Germay http:www.triamic.com
More informationLecture 13: DUART serial I/O, part I
Lecture 13: DUART serial I/O, part I The bi picture of serial commuicatios Aalo commuicatios Modems Modulatio-demodulatio methods Baud rate Vs. Bits Per Secod Diital serial commuicatios Simplex, half-duplex
More informationData Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ *
Available olie at www.sciecedirect.com Physics Procedia 33 (0 ) 75 73 0 Iteratioal Coferece o Medical Physics ad Biomedical Egieerig Data Acquisitio System for Electric Vehicle s Drivig Motor Test Bech
More informationA New Design of Log-Periodic Dipole Array (LPDA) Antenna
Joural of Commuicatio Egieerig, Vol., No., Ja.-Jue 0 67 A New Desig of Log-Periodic Dipole Array (LPDA) Atea Javad Ghalibafa, Seyed Mohammad Hashemi, ad Seyed Hassa Sedighy Departmet of Electrical Egieerig,
More informationSimple Microcontroller Based Mains Power Analyzer Device
Simple Microcotroller Based Mais Power Aalyzer Device Petr Dostálek, Vladimír Vašek ad Ja Doliay Abstract Paper deals with desig of simple microcotroller based power aalyzer device for measuremet of basic
More informationTO DETERMINE THE NUMERICAL APERTURE OF A GIVEN OPTICAL FIBER. 2. Sunil Kumar 3. Varun Sharma 4. Jaswinder Singh
TO DETERMINE THE NUMERICAL APERTURE OF A GIVEN OPTICAL FIBER Submitted to: Mr. Rohit Verma Submitted By:. Rajesh Kumar. Suil Kumar 3. Varu Sharma 4. Jaswider Sigh INDRODUCTION TO AN OPTICAL FIBER Optical
More informationSummary of pn-junction (Lec )
Lecture #12 OUTLNE iode aalysis ad applicatios cotiued The MOSFET The MOSFET as a cotrolled resistor Pich-off ad curret saturatio Chael-legth modulatio Velocity saturatio i a short-chael MOSFET Readig
More informationCompound Controller for DC Motor Servo System Based on Inner-Loop Extended State Observer
BULGARIAN ACADEMY OF SCIENCES CYBERNETICS AND INFORMATION TECHNOLOGIES Volume 6, No 5 Special Issue o Applicatio of Advaced Computig ad Simulatio i Iformatio Systems Sofia 06 Prit ISSN: 3-970; Olie ISSN:
More informationHELIARC. THE FIRST NAME IN TIG.
HELIARC. THE FIRST NAME IN TIG. YOU AND HELIARC. NOT EVERYONE APPRECIATES THE BEAUTY OF A TRULY GREAT WELD. BUT YOU DO. YOU VE PUT IN THE YEARS AND MASTERED THE ART AND CRAFT OF GTAW (TIG). AND EVER SINCE
More informationGENERATE AND MEASURE STANDING SOUND WAVES IN KUNDT S TUBE.
Acoustics Wavelegth ad speed of soud Speed of Soud i Air GENERATE AND MEASURE STANDING SOUND WAVES IN KUNDT S TUBE. Geerate stadig waves i Kudt s tube with both eds closed off. Measure the fudametal frequecy
More informationELEC 350 Electronics I Fall 2014
ELEC 350 Electroics I Fall 04 Fial Exam Geeral Iformatio Rough breakdow of topic coverage: 0-5% JT fudametals ad regios of operatio 0-40% MOSFET fudametals biasig ad small-sigal modelig 0-5% iodes (p-juctio
More informationSERCOS ENERGY. SERCOS International e.v.
SERCOS ENERGY SERCOS Iteratioal e.v. Table of Cotets Short Overview of SERCOS Eergy 3 About SERCOS 3 Eergy Efficiecy i Figures 4 Classificatio of SERCOS Eergy 5 SERCOS Eergy Applicatio scearios 6 Short
More informationCAEN Tools for Discovery
Applicatio Note AN2506 Digital Gamma Neutro discrimiatio with Liquid Scitillators Viareggio 19 November 2012 Itroductio I recet years CAEN has developed a complete family of digitizers that cosists of
More informationImplementation of Input Shaping Control to Reduce Residual Vibration in Industrial Network Motion System
015 15th Iteratioal Coferece o Cotrol, Automatio ad Systems (ICCAS 015) Oct. 1-16, 015 i BEXCO, Busa, orea Implemetatio of Iput Shapig Cotrol to educe esidual Vibratio i Idustrial Network Motio System
More informationInternational Power, Electronics and Materials Engineering Conference (IPEMEC 2015)
Iteratioal Power, Electroics ad Materials Egieerig Coferece (IPEMEC 205) etwork Mode based o Multi-commuicatio Mechaism Fa Yibi, Liu Zhifeg, Zhag Sheg, Li Yig Departmet of Military Fiace, Military Ecoomy
More informationSuper J-MOS Low Power Loss Superjunction MOSFETs
Low Power Loss Superjuctio MOSFETs Takahiro Tamura Mutsumi Sawada Takayuki Shimato ABSTRACT Fuji Electric has developed superjuctio MOSFETs with a optimized surface desig that delivers lower switchig.
More informationLogarithms APPENDIX IV. 265 Appendix
APPENDIX IV Logarithms Sometimes, a umerical expressio may ivolve multiplicatio, divisio or ratioal powers of large umbers. For such calculatios, logarithms are very useful. They help us i makig difficult
More informationMultisensor transducer based on a parallel fiber optic digital-to-analog converter
V Iteratioal Forum for Youg cietists "pace Egieerig" Multisesor trasducer based o a parallel fiber optic digital-to-aalog coverter Vladimir Grechishikov 1, Olga Teryaeva 1,*, ad Vyacheslav Aiev 1 1 amara
More informationA Novel Harmonic Elimination Approach in Three-Phase Multi-Motor Drives
Dowloaded from vb.aau.dk o: marts 7, 019 Aalborg Uiversitet A Novel Harmoic Elimiatio Approach i Three-Phase Multi-Motor Drives Davari, Pooya; Yag, Yogheg; Zare, Firuz; Blaabjerg, Frede Published i: Proceedigs
More informationElectronic motor protection relay
Electroic motor protectio relay Type CET 5 - overview CET 5 - A motor protectio system The CET 5 provides umatched capabilities for the protectio, moitorig ad cotrol of idustrial motors. Suitable for all
More informationRadar emitter recognition method based on AdaBoost and decision tree Tang Xiaojing1, a, Chen Weigao1 and Zhu Weigang1 1
Advaces i Egieerig Research, volume 8 d Iteratioal Coferece o Automatio, Mechaical Cotrol ad Computatioal Egieerig (AMCCE 7) Radar emitter recogitio method based o AdaBoost ad decisio tree Tag Xiaojig,
More informationPHY-MAC dialogue with Multi-Packet Reception
PHY-AC dialogue with ulti-packet Receptio arc Realp 1 ad Aa I. Pérez-Neira 1 CTTC-Cetre Tecològic de Telecomuicacios de Cataluya Edifici Nexus C/Gra Capità, - 0803-Barceloa (Cataluya-Spai) marc.realp@cttc.es
More informationFingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains
7 Figerprit Classificatio Based o Directioal Image Costructed Usig Wavelet Trasform Domais Musa Mohd Mokji, Syed Abd. Rahma Syed Abu Bakar, Zuwairie Ibrahim 3 Departmet of Microelectroic ad Computer Egieerig
More informationSynchronized Processing of Distributed Signals for Smart Grid Applications
Sychroized Processig of Distributed Sigals for Smart Grid Applicatios Guoyu Tu, Juwei Cao, Seior Member, IEEE, Yuxi Wa, Shuqig Zhag, Member, IEEE, Chao Lu, Seior Member, IEEE, ad Huayig Zhag Abstract--
More informationPRACTICAL ANALOG DESIGN TECHNIQUES
PRACTICAL ANALOG DESIGN TECHNIQUES SINGLE-SUPPLY AMPLIFIERS HIGH SPEED OP AMPS HIGH RESOLUTION SIGNAL CONDITIONING ADCs HIGH SPEED SAMPLING ADCs UNDERSAMPLING APPLICATIONS MULTICHANNEL APPLICATIONS OVERVOLTAGE
More informationDesign and Construction of a Three-phase Digital Energy Meter
Desig ad Costructio of a Three-phase Digital Eergy Meter D.P.Chadima, V.G.R.G. Jayawardae, E.A.E.H. Hemachadra, I.N.Jayasekera, H.V.L.Hasaraga, D.C. Hapuarachchi (chadima@elect.mrt.ac.lk, geethagaj@gmail.com,era.hem@gmail.com,ishaivaka@gmail.com,lahiru_hasaraga@yahoo.com,diya_elect.uom@gmail.com)
More informationProblem of calculating time delay between pulse arrivals
America Joural of Egieerig Research (AJER) 5 America Joural of Egieerig Research (AJER) e-issn: 3-847 p-issn : 3-936 Volume-4, Issue-4, pp-3-4 www.ajer.org Research Paper Problem of calculatig time delay
More informationIEEE Protocol Implementation And Measurement Of Current Consumption by Rajan Rai
Electrical ad Computer Egieerig Departmet IEEE 82.15.4 Protocol Implemetatio Ad Measuremet Of Curret Cosumptio by Raja Rai Advisor : Dr. James M. Corad Committee : Dr. Iva L. Howitt Dr. Yogedra P. Kakad
More informationA SIMPLE METHOD OF GOAL DIRECTED LOSSY SYNTHESIS AND NETWORK OPTIMIZATION
A SIMPL MOD OF GOAL DIRCD LOSSY SYNSIS AND NWORK OPIMIZAION Karel ájek a), ratislav Michal, Jiří Sedláček a) Uiversity of Defece, Kouicova 65,63 00 Bro,Czech Republic, Bro Uiversity of echology, Kolejí
More informationPerformance Analysis of Channel Switching with Various Bandwidths in Cognitive Radio
Performace Aalysis of Chael Switchig with Various Badwidths i Cogitive Radio Po-Hao Chag, Keg-Fu Chag, Yu-Che Che, ad Li-Kai Ye Departmet of Electrical Egieerig, Natioal Dog Hwa Uiversity, 1,Sec.2, Da-Hsueh
More informationA Series Compensation Technique for Enhancement of Power Quality Isolated Power System Venkateshwara Rao R K.Satish Babu
A Series Compesatio Techique for Ehacemet of Power Quality Isolated Power System ekateshwara Rao R K.Satish Babu PG Studet [P.E], Dept of EEE, DR & DR. H S MIC College of Tech, A.P, Idia Assistat Professor,
More information