Probe Card Characterization in Time and Frequency Domain
|
|
- Nora Harrington
- 5 years ago
- Views:
Transcription
1 Gert Hohenwarter GateWave Northern, Inc. Probe Card Characterization in Time and Frequency Domain Company Logo 2007 San Diego, CA USA
2 Objectives Illuminate differences between Time Domain (TD) and Frequency Domain (FD) probe card measurements Explore thru and reflection measurements Identify measurement limitations due to terminations 2007 IEEE SW Test Workshop 2
3 Time vs. Frequency Domain Time domain (TD) instrument records response of the circuit to a step excitation Frequency domain (FD) records response of the circuit to a sine wave of changing (swept) frequency Time and Frequency domain linked by Fourier transform - many test instruments are capable of operating in both domains 2007 IEEE SW Test Workshop 3
4 TD vs. FD Time domain: One step Frequency domain: Sine wave with swept frequency 2007 IEEE SW Test Workshop 4
5 TD vs. FD TD explores obstacles FD explores individual response components 2007 IEEE SW Test Workshop 5
6 Example: Probe Card TDR Performed with an open circuit at the probesexamines impedance levels, discontinuities and timing differences (skew) 2007 IEEE SW Test Workshop 6
7 Probe Card TDR Impedance graph gives info about the properties of PCB transmission lines 2007 IEEE SW Test Workshop 7
8 Model results: Skew Despite perfectly matched line lengths, different parasitics (1-3) cause different delay times 2007 IEEE SW Test Workshop 8
9 Thru vs. reflection measurement Reflection Probe card TDR/VNA Thru The complexity of a thru setup far exceeds that for reflection Thru measurement gives response of signal path from source to load. Reflection measurement contains the effects of two signal passes through the signal path. Thru measurement is more representative of the effects the signal path will have on the signal IEEE SW Test Workshop 9
10 Compare: Reflection vs. transmission measurement Transmission (skew x1) Reflection (skew = 2x actual because of round trip, i.e. skew = ps) Parasitics at the probes increase the skew, this is not appropriately captured in a reflection measurement 2007 IEEE SW Test Workshop 10
11 Measurement results: Insertion loss (S21) S21 [db] Insertion loss S21 (f) Measured sample data f [GHz] GWN Thru measurement into a 50 Ohm load - apples and oranges selection, but all S21 increase more or less steadily toward 3 GHz 2007 IEEE SW Test Workshop 11
12 Expanded frequency range 0-10 S21 (f) S21 [db] f [GHz] GWN Resonances become apparent; an examination of causes can be made via SPICE model 2007 IEEE SW Test Workshop 12
13 Probe card components PCB Interposer Ceramic Contactors 2007 IEEE SW Test Workshop 13
14 A simple equivalent circuit Tester connector and PCB to ceramic interposer are modeled as lumped inductors Via parasitics are modeled as lumped capacitances PCB and ceramic are modeled as lossy transmission lines 2007 IEEE SW Test Workshop 14
15 Expanded interposer model The simple model of the interposer can be expanded to include interactions with adjacent connections. The interposer has many contacts that are electrically coupled with each other IEEE SW Test Workshop 15
16 Model results: S21 Thru model: Simple (green), expanded (red) Strong resonance dips appear at elevated frequencies for the expanded interposer model 2007 IEEE SW Test Workshop 16
17 Lower frequency detail Components with resonances can adversely affect the performance at lower frequencies (red curve) 2007 IEEE SW Test Workshop 17
18 Effect of terminations Thru measurements generally require a 50 Ohm termination at the receiver end. The actual device being tested does not necessarily present a load of 50 Ohms. Example: 2007 IEEE SW Test Workshop 18
19 Model results: Time domain TDR TDT Model for a single step excitation with and without resonances: Only a modest resonance signature is apparent 2007 IEEE SW Test Workshop 19
20 Model results: Time domain Thru response simulation for a 5 kohm/1pf load at different clock frequencies of 500, 550, 600 MHz (the graphical periods are altered for easy comparison) 2007 IEEE SW Test Workshop 20
21 TD thru method: Eye diagram V o l t Time Logic 1 Logic 0 Eye diagrams are the result of a superposition of a number of pseudo-random pulses. They give a visual representation of operating margins 2007 IEEE SW Test Workshop 21
22 Model results: Eye diagram Thru model into a 50 Ohm load, resonances minimized 2007 IEEE SW Test Workshop 22
23 Model results: Eye diagram Thru model into a non-50 Ohm load (DUT=10kΩ, 2pF) 2007 IEEE SW Test Workshop 23
24 Conclusion Time domain techniques are generally applied for reflection measurements. Frequency domain thru measurements can reveal resonances in components. Skew differs for reflection vs. transmission measurements. Time domain measurements may miss some detail. Resonances at elevated frequencies can contribute to reduced eye height, especially for non-50 Ohm DUT terminations IEEE SW Test Workshop 24
25 Thank you IEEE SW Test Workshop 25
Aries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationAries CSP microstrip socket Cycling test
Aries CSP microstrip socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 6 Setup...
More informationAries Center probe CSP socket Cycling test
Aries Center probe CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/27/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...
More informationAries Kapton CSP socket Cycling test
Aries Kapton CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/21/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...
More informationOptimization of Wafer Level Test Hardware using Signal Integrity Simulation
June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation
More informationARCHIVE Gert Hohenwarter, Ph.D. President Gatewave Northern, Inc. ABSTRACT
2010 Tutorial ARCHIVE 2010 SOCKET RF CHARACTERIZATION LAB by Gert Hohenwarter, Ph.D. President Gatewave Northern, Inc. T ABSTRACT his Tutorial is taught by Gert Hohenwarter of GateWave Northern, an industry
More informationTuesday 3/11/14 1:30pm
Tuesday 3/11/14 1:30pm SOCKETS WITH INTEGRITY High frequency signal and power integrity with sockets are essential to successful package testing. The opening presenter shares first-hand experience pairing
More informationT est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS
G iga T est L abs POST OFFICE BOX 1927 CUPERTINO, CA 95015 TEL E P H ONE (408) 524-2700 FAX (408) 524-2777 ARIES ELECTRONICS BGA SOCKET (0.80MM TEST CENTER PROBE CONTACT) Final Report Electrical Characterization
More informationProbing Techniques for Signal Performance Measurements in High Data Rate Testing
Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationHigh Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)
High Speed Competitive Comparison Report Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set) REVISION DATE: January 6, 2005 TABLE OF CONTENTS Introduction...
More informationValidation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS
Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Using: Final Inch Test/Eval Kit, Differential Pair - No Grounds Configuration, QTE-DP/QSE-DP, 5mm Stack Height (P/N FIK-QxE-04-01)
More informationAries. CSP center probe socket. prepared by. Gert Hohenwarter. DC Measurement Results
Aries CSP center probe socket DC Measurement Results prepared by Gert Hohenwarter 8/6/2004 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationAries. QFP microstrip socket. prepared by. Gert Hohenwarter. DC Measurement Results
Aries QFP microstrip socket DC Measurement Results prepared by Gert Hohenwarter 2/5/2005 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationApplication Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements
Application Note SCSI Connector and Cable Modeling from TDR Measurements Signal Integrity Modeling SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationHigh Speed Characterization Report
SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...
More informationCharacterization and Measurement Based Modeling
High-speed Interconnects Characterization and Measurement Based Modeling Table of Contents Theory of Time Domain Measurements.........3 Electrical Characteristics of Interconnects........3 Ideal Transmission
More informationHigh Speed Characterization Report
High Speed Characterization Report MMCX-P-P-H-ST-TH1 mated with MMCX-J-P-H-ST-TH1 MMCX-P-P-H-ST-MT1 mated with MMCX-J-P-H-ST-MT1 MMCX-P-P-H-ST-SM1 mated with MMCX-J-P-H-ST-SM1 MMCX-P-P-H-ST-EM1 mated with
More informationHigh Speed Characterization Report
QTE-020-02-L-D-A Mated With QSE-020-01-L-D-A Description: Parallel Board-to-Board, 0.8mm Pitch, 8mm (0.315 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector Overview... 1
More informationHigh Speed Characterization Report
QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationSignal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication
More informationThe Challenges of Differential Bus Design
The Challenges of Differential Bus Design February 20, 2002 presented by: Arthur Fraser TechKnowledge Page 1 Introduction Background Historically, differential interconnects were often twisted wire pairs
More informationif the conductance is set to zero, the equation can be written as following t 2 (4)
1 ECEN 720 High-Speed Links: Circuits and Systems Lab1 - Transmission Lines Objective To learn about transmission lines and time-domain reflectometer (TDR). Introduction Wires are used to transmit clocks
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationOctober Suzhou - Shenzhen, China. Archive TestConX - Image: Breath10/iStock
October 23-25 2018 Suzhou - Shenzhen, China Archive 2018 TestConX - Image: Breath10/iStock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings of the 2018 TestConX
More informationLogic Analyzer Probing Techniques for High-Speed Digital Systems
DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationHigh Speed Characterization Report
High Speed Characterization Report HDR-108449-01-HHSC HDR-108449-02-HHSC HDR-108449-03-HHSC HDR-108449-04-HHSC FILE: HDR108449-01-04-HHSC.pdf DATE: 03-29-04 Table of Contents Introduction. 1 Product Description.
More informationLoopBack Relay. LB363 Series. With Built-in AC Bypass Capacitors. LoopBack Relay, Sensitive Coil, thru-hole with AC Bypass Capacitors
LB363 Series With Built-in AC Bypass Capacitors SERIES DESIGNATION LB363 RELAY TYPE, Sensitive Coil, thru-hole with AC Bypass Capacitors DESCRIPTION The LoopBack Series relay combines two DPDT electromechanical
More informationApplication of Generalized Scattering Matrix for Prediction of Power Supply Noise
Application of Generalized Scattering Matrix for Prediction of Power Supply Noise System Level Interconnect Prediction 2010 June 13, 2010 K. Yamanaga (1),K. Masu (2), and T. Sato (3) (1) Murata Manufacturing
More informationValidation & Analysis of Complex Serial Bus Link Models
Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract
More informationKeysight Technologies Using the Time-Domain Reflectometer. Application Note S-Parameter Series
Keysight Technologies Using the Time-Domain Reflectometer Application Note S-Parameter Series 02 Keysight S-parameter Series: Using the Time-Domain Reflectometer - Application Note Analysis of High-Speed
More informationA VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz
A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz An Experimentalist's Intuitive Approach Lothar O. (Bud) Hoeft, PhD Consultant, Electromagnetic Effects 5012 San Pedro Ct., NE Albuquerque, NM 87109-2515 (505)
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures Track 2 March 25, 2003 High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Author/Presenter: Brock LaMeres Hardware Design Engineer Objective
More informationIncluding the proper parasitics in a nonlinear
Effects of Parasitics in Circuit Simulations Simulation accuracy can be improved by including parasitic inductances and capacitances By Robin Croston California Eastern Laboratories Including the proper
More informationLoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay
GLB363 Series With Built-in AC Bypass Capacitors / DC SERIES DESIGNATION GLB363 RELAY TYPE, Sensitive Coil, Surface Mount Ground Shield and Stub pins with AC Bypass Capacitors or No capacitor DESCRIPTION
More informationApplication Note 5525
Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for
More information2.5D & 3D Package Signal Integrity A Paradigm Shift
2.5D & 3D Package Signal Integrity A Paradigm Shift Nozad Karim Technology & Platform Development November, 2011 Enabling a Microelectronic World Content Traditional package signal integrity vs. 2.5D/3D
More informationTime Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals
Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals James R. Andrews, Ph.D., IEEE Fellow PSPL Founder & former President (retired) INTRODUCTION Many different kinds
More informationHigh Speed Characterization Report
PCRF-064-1000-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH and SMA-J-P-X-ST-TH1 Description: Cable Assembly, Low Loss Microwave Coax, PCI Express Breakout Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationProducts. Dielectric Resonators. Description: Specifications: Attenuation:
Dielectric Resonators Products Description: K&L s Dielectric Resonator Bandpass Filters are available in standard packages with a basic Chebychev design. Connectors available are SMA and RF pins. Through
More information10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs
10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2018 1 Content Time Domain Specification Time Domain
More informationExtraction of Frequency Dependent Transmission Line Parameters Using TDIUTDT Measurements
IEEE Instrumentation and Measurement Technology Conference Budapest, Hungary, May 21-23,2001. Extraction of Frequency Dependent Transmission Line Parameters Using TDIUTDT Measurements Madhavan Swaminathan',
More informationCharacterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University
DesignCon 2008 Characterization Methodology for High Density Microwave Fixtures Dr. Brock J. LaMeres, Montana State University lameres@ece.montana.edu Brent Holcombe, Probing Technology, Inc brent.holcombe@probingtechnology.com
More informationGigaTest Labs CINCH 1 MM PITCH CIN::APSE LGA SOCKET. Final Report. August 31, Electrical Characterization
GigaTest Labs POST OFFICE OX 1927 CUPERTINO, C TELEPHONE (408) 524-2700 FX (408) 524-2777 CINCH 1 MM PITCH CIN::PSE LG SOCKET Final Report ugust 31, 2001 Electrical Characterization Table of Contents Subject
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report EQRF-020-1000-T-L-SMA-P-1 Mated with: QSE-xxx-01-x-D-A and SMA-J-P-x-ST-TH1 Description: Cable Assembly, High Speed Coax, 0.8 mm Pitch Samtec, Inc. 2005 All Rights
More informationHigh Speed Characterization Report
FTSH-115-03-L-DV-A Mated With CLP-115-02-L-D-A Description: Parallel Board-to-Board, 0.050 [1.27mm] Pitch, 5.13mm (0.202 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector
More informationMeasurement of Laddering Wave in Lossy Serpentine Delay Line
International Journal of Applied Science and Engineering 2006.4, 3: 291-295 Measurement of Laddering Wave in Lossy Serpentine Delay Line Fang-Lin Chao * Department of industrial Design, Chaoyang University
More informationBill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.
098-219r2 Prepared by: Ed Armstrong Zane Daggett Bill Ham Martin Ogbuokiri Date: 07-24-98 Revised: 09-29-98 Revised again: 10-14-98 Revised again: 12-2-98 Revised again: 01-18-99 1. REQUIREMENTS FOR SPI-3
More informationHigh Speed Characterization Report
TMMH-115-05-L-DV-A Mated With CLT-115-02-L-D-A Description: Micro Surface Mount, Board-to Board, 2.0mm (.0787 ) Pitch, 4.77mm (0.188 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationLimitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices
Limitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices Outline Short Overview Fundamental Differences between TDR & Instruments Calibration & Normalization Measurement
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationDesignCon 2003 High-Performance System Design Conference (HP3-5)
DesignCon 2003 High-Performance System Design Conference (HP3-5) Logic Analyzer Probing Techniques for High-Speed Digital Systems Author/Presenter: Brock LaMeres Hardware Design Engineer Logic Analyzer
More informationDC/DC Converter. Conducted Emission. CST COMPUTER SIMULATION TECHNOLOGY
DC/DC Converter Conducted Emission Introduction 3D Model EDA Layout Simulation Modifications N GOALS MET? Y In modern electronic applications a majority of devices utilizes switched AC/DC or DC/DC converters
More informationAnalysis of Laddering Wave in Double Layer Serpentine Delay Line
International Journal of Applied Science and Engineering 2008. 6, 1: 47-52 Analysis of Laddering Wave in Double Layer Serpentine Delay Line Fang-Lin Chao * Chaoyang University of Technology Taichung, Taiwan
More informationA Simulation Study of Simultaneous Switching Noise
A Simulation Study of Simultaneous Switching Noise Chi-Te Chen 1, Jin Zhao 2, Qinglun Chen 1 1 Intel Corporation Network Communication Group, LOC4/19, 9750 Goethe Road, Sacramento, CA 95827 Tel: 916-854-1178,
More informationImproving CDM Measurements With Frequency Domain Specifications
Improving CDM Measurements With Frequency Domain Specifications Jon Barth (1), Leo G. Henry Ph.D (2), John Richner (1) (1) Barth Electronics, Inc, 1589 Foothill Drive, Boulder City, NV 89005 USA tel.:
More informationKeysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling
Keysight Technologies Signal Integrity Tips and Techniques Using, VNA and Modeling Article Reprint This article first appeared in the March 216 edition of Microwave Journal. Reprinted with kind permission
More informationOptimizing On Die Decap in a System at Early Stage of Design Cycle
Optimizing On Die Decap in a System at Early Stage of Design Cycle Naresh Dhamija Pramod Parameswaran Sarika Jain Makeshwar Kothandaraman Praveen Soora Disclaimer: The scope of approach presented is limited
More informationPDN Probes. P2100A/P2101A Data Sheet. 1-Port and 2-Port 50 ohm Passive Probes
P2100A/P2101A Data Sheet PDN Probes 1-Port and 2-Port 50 ohm Passive Probes power integrity PDN impedance testing ripple PCB resonances transient step load stability and NISM noise TDT/TDR clock jitter
More informationTDR Primer. Introduction. Single-ended TDR measurements. Application Note
Application Note TDR Primer Introduction Time Domain Reflectometry (TDR) has traditionally been used for locating faults in cables. Currently, high-performance TDR instruments, coupled with add-on analysis
More informationA review of a Universal Coaxial Test Socket s Performance David Mahoney, Xilinx, Samuel Halm, Xilinx,
A review of a Universal Coaxial Test Socket s Performance David Mahoney, Xilinx, david.mahoney@xilinx.com Samuel Halm, Xilinx, samuel.halm@xilinx.com Nick Lanston Jr., Yamaichi Electronics, nickl@yeu.com
More informationHMC853LC3. High Speed Logic - SMT. 28 Gbps, D-TYPE FLIP-FLOP. Typical Applications. Features. Functional Diagram. General Description
Typical Applications Features The is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 28 Gbps Digital Logic Systems up to 28 GHz Functional Diagram Differential
More informationHigh Speed Characterization Report
HDLSP-035-2.00 Mated with: HDI6-035-01-RA-TR/HDC-035-01 Description: High Density/High Speed IO Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1 Product Description...1
More informationHigh Speed Characterization Report
MEC1-150-02-L-D-RA1 Description: Mini Edge-Card Socket Right Angle Surface Mount, 1.0mm (.03937 ) Pitch Samtec, Inc. 2005 All Rights Reserved Table of Contents Connector Overview... 1 Connector System
More informationTaking the Mystery out of Signal Integrity
Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com
More informationStudent Research & Creative Works
Scholars' Mine Masters Theses Student Research & Creative Works Summer 2010 Time-domain thru-reflect-line (TRL) calibration error assessment and its mitigation and modeling of multilayer printed circuit
More informationTo learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.
1 ECEN 689 High-Speed Links Circuits and Systems Lab2- Channel Models Objective To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence. Introduction S-parameters
More informationDesign and experimental realization of the chirped microstrip line
Chapter 4 Design and experimental realization of the chirped microstrip line 4.1. Introduction In chapter 2 it has been shown that by using a microstrip line, uniform insertion losses A 0 (ω) and linear
More informationTEL: FAX: Electrical Specifications, (continued) Parameter Conditions Min. Typ. Max Units Output Low Voltage 2 V Output Rise /
TEL:055-83396822 FAX:055-8336182 Typical Applications Features The is ideal for: RF ATE Applications Broadband Test & Measurement Serial Data Transmission up to 13 Gbps Digital Logic Systems up to 13 GHz
More informationApplications of 3D Electromagnetic Modeling in Magnetic Recording: ESD and Signal Integrity
Applications of 3D Electromagnetic Modeling in Magnetic Recording: ESD and Signal Integrity CST NORTH AMERICAN USERS FORUM John Contreras 1 and Al Wallash 2 Hitachi Global Storage Technologies 1. San Jose
More informationMaster Thesis. Mobile Phone Antenna Modelling. Umut Bulus. Supervised by Prof. Dr.-Ing. K. Solbach
Master Thesis Mobile Phone Antenna Modelling Umut Bulus Supervised by Prof. Dr.-Ing. K. Solbach 2.3.28 Contents Introduction Theoretical Background Antenna Measurements on Different PCB Variations Investigation
More informationTileCal Analogue Cable Measurement Report
Weiming Qian w.qian@rl.ac.uk +44-1235-446128 Rutherford Appleton Laboratory, UK 25 August 2005 Contents Contents... 2 1 Scope... 3 2 Impedance measurements... 3 2.1 Test setup... 3 2.2 Differential mode
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report VPSTP-016-1000-01 Mated with: VRDPC-50-01-M-RA and VRDPC-50-01-M-RA Description: Plug Shielded Twisted Pair Cable Assembly, 0.8mm Pitch Samtec, Inc. 2005 All Rights
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report EQCD-020-39.37-STR-TTL-1 EQCD-020-39.37-STR-TEU-2 Mated with: QTE-020-01-X-D-A and QSE-020-01-X-D-A Description: 0.8mm High-Speed Coax Cable Assembly Samtec, Inc.
More informationElectromagnetic Analysis and Verification of Probe Card Performance for First Pass System Success
San Diego, CA Electromagnetic Analysis and Verification of Probe Card Performance for First Pass System Success Cristian Gozzi Application Engineer Manager Introduction Today in Multi Probe wafer level,
More informationA Combined Impedance Measurement Method for ESD Generator Modeling
A Combined Impedance Measurement Method for ESD Generator Modeling Friedrich zur Nieden, Stephan Frei Technische Universität Dortmund AG Bordsysteme Dortmund, Germany David Pommerenke Missouri University
More informationAs all PMK probes the PML 751-RO features CeramCore TM technology. The entire probe
High impedance passive probe Features: 2.5 mm Diameter Tip Useable with any 50 Ω Instrument Interchangeable Spring Contact Tip IC Contacting System 0.5 to 1.27 mm pitch PMK introduces a new universal 10:1
More informationFIBRE CHANNEL CONSORTIUM
FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 9 Electrical Physical Layer Test Suite Version 0.21 Technical Document Last Updated: August 15, 2006 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701
More informationDesign and Characterization of a Micro-Strip RF Anode for Large- Area based Photodetectors Orsay- Friday, June Hervé Grabas UChicago / CEA
Design and Characterization of a Micro-Strip RF Anode for Large- Area based Photodetectors Orsay- Friday, June 15. 2012 Hervé Grabas UChicago / CEA Saclay Irfu. Outline Introduction Precise timing in physics
More informationCore Technology Group Application Note 1 AN-1
Measuring the Impedance of Inductors and Transformers. John F. Iannuzzi Introduction In many cases it is necessary to characterize the impedance of inductors and transformers. For instance, power supply
More informationHigh Speed Characterization Report
TCDL2-10-T-05.00-DP and TCDL2-10-T-10.00-DP Mated with: TMMH-110-04-X-DV and CLT-110-02-X-D Description: 2-mm Pitch Micro Flex Data Link Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1
More informationCore Technology Group Application Note 6 AN-6
Characterization of an RLC Low pass Filter John F. Iannuzzi Introduction Inductor-capacitor low pass filters are utilized in systems such as audio amplifiers, speaker crossover circuits and switching power
More informationTime Domain Reflectometer Example
Time Domain Reflectometer Example This section presents differential and single-ended versions of a Time Domain Reflectometer (TDR). The setup demonstrates the process of analyzing both imdepance and delay.
More informationThe Impact Of Signal Jumping Across Multiple Different Reference Planes On Electromagnetic Compatibility
Copyright by Dr. Andrew David Norte, All Rights Reserved March 18 th, 2012 The Impact Of Signal Jumping Across Multiple Different Reference Planes On Electromagnetic Compatibility David Norte, PhD www.the-signal-and-power-integrity-institute.com
More informationPDS Impact for DDR Low Cost Design
PDS Impact for DDR3-1600 Low Cost Design Jack W.C. Lin Sr. AE Manager jackl@cadence.com Aug. g 13 2013 Cadence, OrCAD, Allegro, Sigrity and the Cadence logo are trademarks of Cadence Design Systems, Inc.
More informationHigh Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail
Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail QTE-028-01-L-D-DP-A Mated With QSE-028-01-L-D-DP-A Description: Parallel Board-to-Board, Q Pair,
More informationHigh Speed Characterization Report
ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report ERDP-013-39.37-TTR-STL-1-D Mated with: ERF8-013-05.0-S-DV-DL-L and ERM8-013-05.0-S-DV-DS-L Description: Edge Rate Twin-Ax Cable Assembly, 0.8mm Pitch Samtec, Inc.
More informationHigh Speed Characterization Report
HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly
More informationHMC729LC3C HIGH SPEED LOGIC - SMT. 26 GHz, T-FLIP-FLOP w/ RESET. Typical Applications. Features. Functional Diagram. General Description
Typical Applications The is ideal for: Serial Data Transmission up to 26 Gbps High Speed Frequency Divider (up to 26 GHz) Broadband Test & Measurement RF ATE Applications Functional Diagram Features Supports
More informationHigh Speed Characterization Report
ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1
More informationPicoSource PG900 Series
USB differential pulse generators Three PicoSource models Integrated 60 ps pulse outputs: PG911 Tunnel diode 40 ps pulse heads: PG912 Both output types: PG914 Integrated pulse outputs Differential with
More informationFigure Main frame of IMNLab.
IMNLab Tutorial This Tutorial guides the user to go through the design procedure of a wideband impedance match network for a real circuit by using IMNLab. Wideband gain block TQP3M97 evaluation kit from
More informationEquivalent Circuit Determination of Quartz Crystals
Page 1 of 11 Equivalent Circuit Determination of Quartz Crystals By Stephan Synkule & Florian Hämmerle 2010 Omicron Lab V1.1 Visit www.omicron-lab.com for more information. Contact support@omicron-lab.com
More informationChallenges and Solutions for Removing Fixture Effects in Multi-port Measurements
DesignCon 2008 Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements Robert Schaefer, Agilent Technologies schaefer-public@agilent.com Abstract As data rates continue to rise
More informationEQCD High Speed Characterization Summary
EQCD High Speed Characterization Summary PRODUCT DESCRIPTION: A length of coaxial ribbon cable is terminated to a transition PCB break-out region onto which respective connectors are soldered. Three such
More information