A Study of a Three Phase Diode Clamped Multilevel Inverter Performance For Harmonics Reduction

Size: px
Start display at page:

Download "A Study of a Three Phase Diode Clamped Multilevel Inverter Performance For Harmonics Reduction"

Transcription

1 MAGNT Research Report (ISSN ) A Study of a Three Phase Diode Clamped Multilevel Inverter Performance For Harmonics Reduction Rosli Omar, Mohammed Rasheed, Marizan Sulaiman, Ahmed Al-Janad Universiti Teknikal Malaysia Melaka, Industrial Power, Faculty of Electrical Engineering, Hang Tuah Jaya 76 Durian Tunggal, Melaka, Malaysia. Abstract: This paper presents a comparative study five to nine levels of diode clamped multilevel inverter, for reduction of harmonics in the multilevel inverter output. The proposed system is designed using MATLAB/SIMULINK and it consists of diode clamped multilevel inverter. The controller is based on the sinusoidal pulse width modulation (SPWM) technique which is applied to the purposed three phase multilevel inverters. The various performances of simulation results of the diode clamped multilevel inverters have been investigated. The Total harmonic distortion (THDv) of the output voltage is measured of the five to nine levels of multilevel inverters. Based on varying simulation results, it is found that the THD voltage of the nine levels is considerably lower than the seven and five levels diode clamped multilevel inverter. Keywords- Multilevel inverter, Diode Clamped Inverter (NPC), SPWM. I. INTRODUCTION Nowadays, multilevel inverters have become more attractive for their initial usage in highvoltage and high-power applications. Multilevel converters (or inverters) have been used for AC to DC, AC to DC to AC, DC to AC, and DC to DC power conversion in high power applications such as utility and large motor drive applications []. Multilevel inverters provide more than two voltage levels. The generalized multilevel inverter topology can balance each voltage level by itself regardless of inverter control and load characteristics. The concept of multilevel converters has been introduced since 975 []. The usage of these applications has become more diverse and affects a wide field of electrical engineering from a few watts to several hundred megawatts. Converting static structures that comprise mainly applications of power electronics are becoming increasingly powerful, the technology has had to adapt to the growth of the power to convert Multilevel inverters have three topologies. Cascaded H-bridge (CHB) Diode Clamped (NPC) Flying Capacitors (FC) Cells with separated DC sources shown in Fig.. This growth has been possible to the development of technologies of semiconductor components. Changing templates voltage and current as well as improved performance of these components has to use more power electronics performance for applications of greater power [3]. The emergence and development of new components controllable powers opening and closing as the GTO (gate turn-off Thyristor) and IGBT (insulated gate bipolar transistors) allowed the design of new converters reliable, fast and powerful. Thus, all drives (static machine converter current AC) saw costs are reduced considerably.progress in the field of the microcomputer (fast and powerful microcontrollers) Allowed the syndissertation control algorithms of these sets more efficient converter machine and robust []. The Pulse Width Modulation (PWM) is a technique to control static converters for interfacing between a load (electrical machine) and supply means (three-phase inverter). It is a technique used for energy conversion, having its base in the field of telecommunications (signal processing). It bears the English name of Pulse Width Modulation (PWM) or Pulse-Duration Modulation (PDM), using a name older. Far from being an accessory element in the chain of variable speed (inverter power associated with an electric machine), the PWM stage plays an important role with impact on the performance of all system performance driving, loss in the inverter or in the machine, the acoustic noise, electromagnetic noise, even the destruction of the system, eg due to over voltages which occur during the use of long cables [5].

2 (a) Cascaded H-Bridge (CHB) (b) Diode Clamped (NPC) (c) Flying capacitor (FC) Fig : Topologies of Multilevel Inverter, (a) Cascaded H-Bridge (CHB), (b) Diode Clamped (NPC) (c) Flying Capacitor (FC). II. MULTILEVEL INVERTER The Concepts of multilevel inverters (MLI) depends not only on two voltage levels to create the AC signal. Instead, it is added to most levels of voltage to the other to create a form of reinforced smooth wave, with a low dv/dt and less harmonic distortion. With more in the inverter voltage levels it creates a smoother waveform becomes, but with many levels of design becomes more complex, with more components and must be more complex controller for inverter [6]. The multilevel inverters diagrams Fig.. Illustrates of the inverters have been -level inverter, 3-level inverter, and the N-level inverter. All the capacitors include to a voltage of V dc. Vdc Vdc/ Vdc/N- Vdc/N- Vdc/N- a a a Vdc/ Vdc/N- Vdc/N- (a) (b) (c) where the objectives were to improve performance, simplify PWM strategies and applications of microprocessors later, to produce a reduction of harmonic distortion and reduce switching losses [7]. Has been extended to several principles support levels based PWM technology as a means of controlling the active devices in a multilevel converter. PWM three techniques commonly used are- the sinusoidal PWM technology [8]. l)- High-qualify utilization of a DC power supply that is to deliver a higher output voltage with the same DC supply. )- Good linearity in voltage and/ or current control. 3)- Low harmonic contents in the output voltage and/ or currents, especially in the low-frequency region. )- Low switching losses. A. Sinusoidal Pulse-Width Modulation Control technology is the most popular method of pulse width modulation sine adapter s two traditional levels. The tem sinusoidal PWM reference is made to the production of the PWM output signal with a sine wave as a modulation signal [9]. The on and off instants of a PWM signal ill this case, can be determined by comparing the sinusoidal signal (wave modulation) with a triangular wave frequency (carrier wave), as shown in Fig 3 sinusoidal PWM technology is commonly used in industrial applications and abbreviated here as SPWM []. Frequency of the modulating wave determines the frequency of the output voltage. The enlargement of the height of the modulation index of the waveform and determines the composition turn control the RMS value of the output voltage []. V Reference single Carrier wave Triangle No 8 Fig.. The MLI diagrams of (a) -levels (b) 3- levels (c) N-llevels III. PULSE WIDTH MODULATION (PWM) TECHNIQUES In the early 97s, the majority of PWM inverters using techniques based on the sampling method. Sinusoidal pulse width modulation of the primitive techniques, which are used to suppress the harmonics, present in a quasi-square wave. Over the years, he has developed technical PWM - Output Voltage Fig 3: Sinusoidal Pulse-Width Modulations. The RMS value of the output voltage can be varied by changing the modulation index. The t

3 output voltage of the inverter contains harmonics. However, to be paid for the harmonics of the band around the carrier frequency and its complications []. To perform sinusoidal PWM using analog circuit, use a series of bricks: ) High-frequency triangular wave generator. ) Sine wave generator. 3) Comparator. ) Inverter circuits with dead-band generator to generate complimentary driving Signals with required dead band. IV. TOPOLOGIESMULTILEVELINVERTE R B. Diode Clamped Multilevel Inverter According to the patent, developed the first Multi-Level Inverter (MLI) in 975, and was cascaded inverter blocking diode source. This inverter was later derived into the Diode Clamped Multilevel Inverter, also called Neutral- Point Clamped Inverter (NPC), as shown in Fig. NPCMLI topology and the use of voltage limiting diodes are essential. Shared DC bus is divided by an even number, depending on the number of voltage levels of the inverter and the majority of capacitors in series with the neutral point in the middle of the line as shown in Fig.[3]. The DC bus, with neutral point and capacitors, there are clamping diodes connected in an M- number of valve pairs, where M is the number of voltage levels in the inverter (voltage levels it can generate). By adding two identical circuits the three phases-legs can together generate a three-phase signal where the sharing of the DC-bus is possible. Note that the required number of clamping diodes is very high and a large number of voltage levels topology NPC would not be practical due to this fact[]. Due to the inverter for clamping diodes connected in series so that all the diodes can be the same voltage rating and be able to block the right number of voltage levels. In Fig all diodes are rated for Vdc ( Vdc ) and the D diodes need to m block 3 ( Vdc ) Thus, there are three diodes in series. However, for low-voltage application, it is not necessary to connect a plug-in series to withstand the voltage, since components with sufficient high voltage ratings are easy to find. Can be generated with this configuration five voltage levels between point a and the neutral point n; Vdc, Vdc,, Vdc and Vdc depending on which switches that are switched on. Waveform from one-phase leg to the inverter as shown in Fig in which the steps are clearly visible. NPCMLI: S with a larger number of voltage levels the steppes will be smaller and the waveform smaller to a sinusoidal signal. Of course, with a higher number of voltage levels the complexity of the inverter increase and also, as earlier mentioned, the number of components needed. To achieve the different voltage levels in the output a setup of switching state combinations are used [5]. + _ Vdc Vdc/ C Vdc/ C n C3 -Vdc/ C -Vdc/ v D D' D D' D3 D3' Vout S S S3 S S' S' S3' S' t a load Fig : One phase-leg for a five-level NPC Inverter. V. STUDY OF MUTLILEVEL INVERTER BASED ON ATLAB/SIMULINKMODELING This paper describes the study of the three phase diodes clamped in multilevel inverters using MATLAB/SIMULINK. It describes the layout of the proposed multilevel inverters to simulate the step-by-step procedure to build the simulation model. MATLAB / Simulink version 7.8 was used to model, analyse and Simulink for five to nine levels for modelling, simulation and analysis. It supports the systems, as in the time of

4 linear, time samples and non-linear, constantly. As for the model, Simulink provides the construction of models and diagrams. Control block generates a PWM signal is given to the new level inverters for reduce total harmonic distortion can be calculated using equations (3., 3., 3.3). n H ( n) THD () H Where: H is the amplitudes of the fundamental component, whose frequency is w and H n is the amplitudes of the nth harmonics at frequency nw s hn k cos( n k ) () n s hn n leth n hnandh h k k n cos( ) ( ) s ( n cos( n)) k THD n (3) s cos( n ) k C. Sinusoidal Pulse Width Modulation SPWM The generations of gating signals with sinusoidal Pulse Width Modulation (SPWM) are shown in Fig 5(a). There are sinusoidal reference waves ( ra, rb and rc ) and each is shifted by. A carrier wave is compared with the reference signal corresponding to a phase to generate the gating signal for that phase. Furthermore, when comparing the carrier signal with the reference phase rc ra, rb andrc it produced g and g 5, respectively as shown in Fig 5(b). The instantaneous line-to-line output voltage is: ab VS gg3 () where; ab = Sinusoidal reference. V S = Line-to-line output voltage. The output voltage as shown in Fig 5(c), is generated by eliminating the condition that two switching devices in the same arm cannot be conducted at the same time. The normalized k carrier frequency, mf, should be odd and multiplied by three. Thus, all phase-voltage ( ra, rb and rc ) were identical, but out of phase was without even harmonics; moreover harmonics at frequency multiplier of three were identical in amplitude and phase in all the phases. For instance, if the ninth harmonic voltage in phase a is an 9 t 9sin 9 wt (5) where; an 9 = Phase-voltage. wt = f. The corresponding ninth harmonics in phase b would be, an 9 t 9 sin 9wt ) 9 sin 9wt 8 ) 9 sin 9wt (6) Thus, the ac output line voltage does not contain the ninth ab an bn harmonics. Therefore, for the odd multiples of three time of the normalized carrier frequency mf, the harmonics in the ac output voltage appeared to be at a normalized frequency fh centred around mf and its multiple, specifically, at n jmf k (7) n jmf k (8) where; mf = Carrier frequency. Besides, it is considered as good quality for the output voltage if the modulation index (MI) is in the range of to.95. In the case of MI is greater than.95, there is a direct correlation between the anti-wave quality and amplitude of the output voltage if the quality decreases, and then increases the output voltage wave size. The SPWM technology has its limitations regarding the maximum voltage that can be achieved, and the transfer of power. In the case of a three-phase inverter, the proportion of the main ingredient to the line of maximum possible line voltage to a DC supply voltage is 86.6% and this indicates the use of poor DC power supply. Besides, the SPWM is an effective way to reduce the lower harmonics of the system while varying the output voltage. However, the low-frequency harmonic content is in minimum value

5 V Vra Vrb Vrc (a) wt V+ (b) (c) -V wt wt wt Fig 5: Sinusoidal Pulse Width Modulation for three-phase inverter. D. Models of Diodes Clamped in Multilevel Inverter(NPC) In order to convert five level of multilevel inverter, it requires control signal. Five level of multilevel inverter has (m-) levels, where m is the number of voltage levels. Thus, the controller of the five level inverter needs eight control signals. Fig 6, show the control signals generated by the Diodes Clamped in Multilevel Inverter. Moreover, the simulation diagrams for the seven and nine level similarly are shown in one block. Four sets of saturation phase arm devices are connected to the block. Thus, the lower four signals can be generated from the major brands, but this requires the signals to be reversed and the dead time to be included. Next, in the implementation of SPWM system, the samples were regularly implemented to reduce the carrier frequency of equity in 5 for the implementation of the total harmonic reduction (THDv), which is less than 5%, based on many calculations. In this system, block consists of switches GTO in Diodes Clamped (NPC) Thyristor as shown in Figure 7. the diodes in the multi-level inverter (NPCMLI) are not used for generating control signals. This is due to the low levels of harmonic that have been created by the multi-level converters that are able to work within the switching frequencies. Therefore, it is easy to calculate the modulating wave compared to the sampling frequency. Fig 6:Simulink Multilevel Inverter diagram with Five Levels of control signal generated by Clamped Diodes. Fig 7: Switching GTO Thyristor for five Levels with Diodes Clamped in Multilevel Inverter. VI. HARMONIC REDUCTION BY INCREASING THE NUMBER OF VOLTAGE LEVEL IN MULTILEVEL INVERTERS Reduction of harmonics in multilevel converters could not be achieved by increasing the number of levels of the staircase wave form output. THD was produced less by increasing the number of voltage sources. The effective values of the output voltage depended on the number of units in a multilevel inverter. The switching pattern that was used in this dissertation for all of the multilevel inverters was indeed a harmonic elimination method. In this method, the switching angles for the switches were calculated in such a way that the lower dominant harmonics were eliminated. In this study, the cases of 5-level, 7- level and 9-level multilevel inverters were investigated. For the 5-level inverter, the 5th harmonic was eliminated. On the other hand, as for the 7-level inverter, the and the harmonic were removed. Lastly, in the 9-level inverter, the, and harmonics were eliminated. The Fourier analysis was conducted to determine the frequency spectra of the output wave form. The

6 Line Voltage (V) Line Voltage (V) Phase Voltage (V) Phase Voltage (V) Fourier series of a 5-level unity DC source is shown in (9). V dc V f t f t f t h h dc cos cos (9) h sin hwt [cos h ] h i () h VII. SIMULATION RESULTS This paper presents the data and the results gathered from the preceding paper. In this work, two types of multilevel inverter; diodes clamped (NPC), were tested with three phases, using sinusoidal pulse width modulation (SPWM) control inverter, and a simulation module by MATLAB/SIMULINK three phase multilevel inverters. Based on the simulation results, a Fivelevel to Nine levels (odd levels) of SPWM inverters was presented to alleviate harmonic components of output voltage. The inverters were designed in different ways, the multilevel inverters applied a GTO Thyristor inverter, which generated 5 Hz. Additionally, the selected carrier frequency was 5 Hz and he modulation index was equal to.8 and.95. A. Diode Clamped Multilevel Inverter Results The simulation result is shown in Fig 8. As for the five-level diodes clamped in the multilevel inverter, the output voltage wave form for line to neutral with Modulation Index was equal to.95 and the output voltage was 67.6 V RMS in value. When the Modulation Index decreased to.8, as shown in Fig 9, the inverter output voltage was equal to 58.7 V RMS. The number of steps for both the figures were 5 (n=5) for the quarter wave and in the case of full wave, the number of steps was (n=,n=5).the simulation result is shown in Fig, for the five-level diodes clamped in the multilevel inverter. The output voltage wave form for line to line in the of number of steps in this level increased to for the quarter wave and steps for full wave, with the Modulation Index equal to.95, whereas, the output voltage produced 85.5 V RMS. When the Modulation Index decreased to.8, the output voltage value was equal to 7.6 V RMS. The number of steps used was similar, as in Fig. The THD V for voltage for the five level output diodes clamped in the multilevel inverter was measured when the Modulation Index was equal to.95. It was found that the value of THD V for voltage was around 7.%, as shown in Fig. Furthermore, FFT analysis is shown in Fig 3 for the five level Diodes clamped in the multilevel inverter output. The THD V for voltage obtained from the output of diodes clamped in the multilevel inverter when the Modulation Index was equal to.8, was actually lower when the Modulation Index was equal to.95 and its value was 7.6% Fig 8. Phase Voltage of MI= Fig 9.Phase Voltage of MI= Fig. Line Voltage of MI= Fig. Line Voltage of MI=.8.

7 Line Voltage (V) Line Voltage (V) Phase Voltage (V) Phase Voltage (V) Fundamental (5Hz) = 38., THD= 7.% Fundamental (5Hz) = 38, THD= 7.6% Fig. Harmonic Voltage of MI=.95. Fig 3. Harmonic Voltage of MI=.8. The simulation result is shows in Fig. for the Seven-level diodes clamped in the multilevel inverter. The output voltage wave form for line to neutral with the Modulation Index was equal to.95, as shown in Fig 5, and the output voltage was 6. V RMS. The Modulation Index decreased to.8 as the inverter output voltage was equal to 7. V RMS. The number of steps for both the figures were 7 (n=7) for the quarter wave and in the case of full wave, the number of steps was (n=,n=7). Next, the simulation results for the Seven-level diodes clamped in multilevel inverter showed that the output voltage wave form for line to line in the number of steps increased to for the quarter wave and 8 steps for the full wave, with Modulation Index equal to.95, as shown in Fig 6. The output voltage produced was about V RMS. When the Modulation Index decreased to.8, the output voltage value was equal to 3. V RMS. The number of steps used was similar as in Fig 7. The THD V for voltage of the seven level output for the diodes clamped in multilevel inverter was around 5.7% when the Modulation Index was equal to.95, as shown in Fig 8. The FFT analysis is shown in Fig 9 with the seven level Diodes clamped in multilevel inverter. The THD V for the voltage obtained when the Modulation Index was equal to.8, was lower when the Modulation Index was equal to.95 and its value was 5.3% Fig. Phase Voltage of MI=.95. Fig5.Phase Voltage of MI= Time(sec) Fig6. Line Voltage of MI= Fig 7. Line Voltage of MI=.8.

8 Line Voltage (v) Line Voltage (v) Phase Voltage (v) Phase Voltage (v) Fundamental (5Hz) = 3.7, THD= 5.7% 3.5 Fundamental (5Hz) = 9., THD= 5.3% Fig 8.Harmonic Voltage of MI=.95. Fig 9.Harmonic Voltage of MI=.8. Next, the simulation result is shown in Fig. for the Nine-level diodes clamped in multilevel inverter. The output voltage wave form for line to neutral when the Modulation Index was.95, was 35.5 V RMS. When the Modulation Index decreased to.8, as shown in Fig the inverter output voltage was equal to 85. V. The number of steps for both figures were 9 (n=9) for the quarter wave and in full wave, the number of steps was 8 (n=8,n=9). As for the Nine-level diodes clamped in multilevel inverter, the simulation result is shown in Fig The output voltage wave form for line to line in the number of steps for this level increased to 8 for the quarter wave and 36 steps for the full wave with Modulation Index equal to.95. The output voltage produced was about 5.7 V RMS. When the Modulation Index decreased to.8, the output voltage value was equal to 9.9 V RMS. The number of steps used was similar as in Fig 3. The THD V for the voltage of the output diodes clamped in multilevel inverter was measured when the Modulation Index was equal to.95. It was found that the value of the THD V of the voltage was around 3.9%, as shown in Fig. The FFT analysis is shown in Fig 5 for Diodes clamped in multilevel inverter. The THD V for the voltage was obtained when the Modulation Index was equal to.8, which was lower, when the Modulation Index was equal to.95 with value of 3.7% Fig.Phase Voltage of MI=.95. Fig.Phase Voltage of MI= Fig.Line Voltage of MI= Fig 3. Line Voltage of MI=.8.

9 Fundamental (5Hz) = 766.6, T HD= 3.9% Fundamental (5Hz) = 69.8, T HD= 3.7% Fig.Harmonic Voltage of MI=.95. Fig 5.Harmonic Voltage of MI=.8. TABLE I: Comparison of five to nine levels diodes clamped inverters with different modulation index (m=.95,m=.8). Index(M) Phase Voltage RMS Line Voltage RMS THDv Diode Diode Diode Five MI= % MI= % Seven MI= % MI= % Nine MI= %. MI= %. VIII. CONCLUSION The choice was based on the topology of each inverter and depended on the use of the inverter. Each topology had its advantages and disadvantages. By increasing the number of ACKNOWLEDGMENT The authors wish to thank University of Technical Malaysia Melaka. This work was supported primarily by the MTUN-CoE, Project code: MTUN//UTeM-FKE/ M REFERENCES [] D. V. Wanjekeche, T.; Jimoh, A. A.; Nicolae, A Novel 9-Level Multilevel Inverter Based on 3-Level NPC/H-Bridge Topology for Photovoltaic Applications, vol., no. 5, pp , 9. [] J. Rodríguez, S. Member, and J. Lai, Multilevel Inverters : A Survey of Topologies, levels, the THDv dropped, but the cost on the other hand, was high as well. Moreover, since the angles of the switching were not identical, the control circuit for each switch was separate from other switches. The two-level inverter had the lowest cost and weight compared to other topologies. However, this inverter had a very high THD; THD for about 3% when using the switching event for fundamental period. The cost and weight of the transformers at the 5-level multilevel inverters were better than the 7- and 9- levels at the multilevel inverters. By increasing the number of levels, the cost and the weight of the multilevel inverter were increased too. The advantage that the 9-level multilevel inverter had over the 7- and 5-levels was the THDv. The 9- level multilevel inverter had lower THDv than the 7- and the 5-levels. For example, the THDv at 5, 7 and 9 levels multilevel inverters were 7%, 5% and 3%, respectively, with the modulation index used was M =.95 and M =.8. Controls, and Applications, vol. 9, no., pp ,. [3] S. H. Hosseini, M. Ahmadi, and S. G. Zadeh, Reducing the output Harmonics of Cascaded H-Bridge Multilevel Inverter for Electric Vehicle Applications, vol., no., pp [] F. Farokhnia, Naeem; Vadizadeh, Hadi; Anvariasl, Line Voltage THD Calculation of Cascaded Multilevel Inverter s Stepped Waveform with Equal DC Sources, vol. 6, no. 3, pp. 9 8,. [5] D. P. Duggapu and S. Nulakajodu, Comparison between Diode Clamped and H- Bridge Multilevel Inverter ( 5 to 5 odd levels ), vol., no. 5, pp. 8 56,. [6] Y. Q. Bo Gong, Shanmei Cheng, Kai Cai, Simple Three-Level Neutral Point Potential

10 Balance Control Scheme Based on SPWM, vol. 7, no., pp ,. [7] N. R. Rosli Omar, New Configuration of a Three Phase Dynamic Voltage Restorer (DVR) for Voltage Disturbances Mitigation in Electrical Distribution System, Arabian Journal for Science and Engineering,vol. 37,no. 8, pp.5. [8] L. M. Tolbert, S. Member, and F. Z. Peng, Multilevel PWM Methods at Low Modulation Indices, vol. 5, no., pp ,. [9] N. R. R Omar, Voltage unbalanced compensation using dynamic voltage restorer based on supercapacitor, International Journal of Electrical Power & Energy Systems, vol. 3, no., pp [] L. Tolbert and T. Habetler, Novel multilevel inverter carrier-based PWM method, Industry Applications, IEEE, 999. [] I. Engineering and A. Issn, A comparative study of Total Harmonic Distortion in Multi level inverter topologies, vol., no. 3, pp. 6 37,. [] S. Kiruthika, S. Sudarsan, M. Murugesan, and B. Jayamanikandan, High Efficiency Three Phase Nine Level Diode Clamped Multilevel Inverter, vol., no. 3, pp. 3,. [3] H. W. Rahim, N. A.; Elias, M. F. M.; Ping, Three-Phase Cascaded Multilevel Inverter Based on Transistor-Clamped H-Bridge Power Cell, vol. 6, no. 5, pp. 6 67,. [] F. Z. Peng, S. Member, J. Lai, J. W. Mckeever, and J. Vancoevering, Fang Zheng Peng, vol. 3, no. 5, pp. 3 38, 996. [5] M. S. Rosli Omar, Mohammed Rasheed, Fundamental Studies of a Three Phase Cascaded H-Bridge and Diode Clamped Multilevel Inverters Using Matlab/Simulink, International Review of Automatic

HARMONIC REDUCTION COMPARISON IN MULTILEVEL INVERTERS FOR INDUSTRIAL APPLICATION

HARMONIC REDUCTION COMPARISON IN MULTILEVEL INVERTERS FOR INDUSTRIAL APPLICATION 3 st May. Vol. 63 No.3 5 - JATIT & LLS. All rights reserved. ISSN: 99-865 www.jatit.org E-ISSN: 87-395 HARMONIC REDUCTION COMPARISON IN MULTILEVEL INVERTERS FOR INDUSTRIAL APPLICATION ROSLI OMAR, MOHAMMED.

More information

Australian Journal of Basic and Applied Sciences

Australian Journal of Basic and Applied Sciences AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:99-878 Journal home page: www.ajbasweb.com Harmonic Reduction for Diode Clamped and Cascaded H-Bright, Five to Nine Levels of Multilevel

More information

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK Ryanuargo 1 Setiyono 2 1,2 Jurusan Teknik Elektro, Fakultas Tekonologi Industri, Universitas Gunadarma 1 argozein@gmail.com

More information

MODELING AND SIMULATION OF A THREE PHASE MULTILEVEL INVERTER FOR HARMONIC REDUCTION BASED ON MODIFIED SPACE VECTOR PULSE WIDTH MODULATION (SVPWM)

MODELING AND SIMULATION OF A THREE PHASE MULTILEVEL INVERTER FOR HARMONIC REDUCTION BASED ON MODIFIED SPACE VECTOR PULSE WIDTH MODULATION (SVPWM) th July. Vol.77. No. - JATIT & LLS. All rights reserved. ISSN: 99-864 www.jatit.org E-ISSN: 87-39 MODELING AND SIMULATION OF A THREE PHASE MULTILEVEL INVERTER FOR HARMONIC REDUCTION BASED ON MODIFIED SPACE

More information

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION Mahtab Alam 1, Mr. Jitendra Kumar Garg 2 1 Student, M.Tech, 2 Associate Prof., Department of Electrical & Electronics

More information

A New Multilevel Inverter Topology with Reduced Number of Power Switches

A New Multilevel Inverter Topology with Reduced Number of Power Switches A New Multilevel Inverter Topology with Reduced Number of Power Switches L. M. A.Beigi 1, N. A. Azli 2, F. Khosravi 3, E. Najafi 4, and A. Kaykhosravi 5 Faculty of Electrical Engineering, Universiti Teknologi

More information

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr

Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Darshni M. Shukla Electrical Engineering Department Government Engineering College Valsad, India darshnishukla@yahoo.com Abstract:

More information

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD 2016 IJSRSET Volume 2 Issue 3 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved

More information

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS 1 S.LEELA, 2 S.S.DASH 1 Assistant Professor, Dept.of Electrical & Electronics Engg., Sastra University, Tamilnadu, India

More information

Speed Control of Induction Motor using Multilevel Inverter

Speed Control of Induction Motor using Multilevel Inverter Speed Control of Induction Motor using Multilevel Inverter 1 Arya Shibu, 2 Haritha S, 3 Renu Rajan 1, 2, 3 Amrita School of Engineering, EEE Department, Amritapuri, Kollam, India Abstract: Multilevel converters

More information

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed

Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed Nine-Level Cascaded H-Bridge Multilevel Inverter Divya Subramanian, Rebiya Rasheed Abstract The multilevel inverter utilization have been increased since the last decade. These new type of inverters are

More information

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Divya Subramanian 1, Rebiya Rasheed 2 M.Tech Student, Federal Institute of Science And Technology, Ernakulam, Kerala, India

More information

DESIGN AND DEVELOPMENT OF ACTIVE POWER FILTER FOR HARMONIC MINIMIZATION USING SYNCHRONOUS REFERENCE FRAME (SRF)

DESIGN AND DEVELOPMENT OF ACTIVE POWER FILTER FOR HARMONIC MINIMIZATION USING SYNCHRONOUS REFERENCE FRAME (SRF) DESIGN AND DEVELOPMENT OF ACTIVE POWER FILTER FOR HARMONIC MINIMIZATION USING SYNCHRONOUS REFERENCE FRAME (SRF) Rosli Omar, Mohammed Rasheed, Zheng Kai Low and Marizan Sulaiman Universiti Teknikal Malaysia

More information

ANALYSING PERFORMANCE OF SUPER-CAPACITOR AND BATTERY IN LOW VOLTAGE ELECTRICAL DISTRIBUTION SYSTEMS

ANALYSING PERFORMANCE OF SUPER-CAPACITOR AND BATTERY IN LOW VOLTAGE ELECTRICAL DISTRIBUTION SYSTEMS th March 4. Vol. 6 No. 5-4 JATIT & LLS. All rights reserved. ISSN: 99-8645 www.jatit.org E-ISSN: 87-95 ANALYSING PERFORMANCE OF SUPER-CAPACITOR AND BATTERY IN LOW VOLTAGE ELECTRICAL DISTRIBUTION SYSTEMS

More information

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Venkata Anil Babu Polisetty 1, B.R.Narendra 2 PG Student [PE], Dept. of EEE, DVR. & Dr.H.S.MIC College of Technology, AP, India 1 Associate

More information

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM 64 CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM 4.1 INTRODUCTION Power electronic devices contribute an important part of harmonics in all kind of applications, such as power rectifiers, thyristor converters

More information

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor

Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Pinky Arathe 1, Prof. Sunil Kumar Bhatt 2 1Research scholar, Central India Institute of Technology, Indore, (M. P.),

More information

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity Prakash Singh, Dept. of Electrical & Electronics Engineering Oriental Institute of Science & Technology Bhopal,

More information

ISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012

ISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012 Modified Approach for Harmonic Reduction in Multilevel Inverter Nandita Venugopal, Saipriya Ramesh, N.Shanmugavadivu Department of Electrical and Electronics Engineering Sri Venkateswara College of Engineering,

More information

A Comparative Study of SPWM on A 5-Level H-NPC Inverter

A Comparative Study of SPWM on A 5-Level H-NPC Inverter Research Journal of Applied Sciences, Engineering and Technology 6(12): 2277-2282, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2013 Submitted: December 17, 2012 Accepted: January

More information

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive Gleena Varghese 1, Tissa Tom 2, Jithin K Sajeev 3 PG Student, Dept. of Electrical and Electronics Engg., St.Joseph

More information

A Novel Four Switch Three Phase Inverter Controlled by Different Modulation Techniques A Comparison

A Novel Four Switch Three Phase Inverter Controlled by Different Modulation Techniques A Comparison Volume 2, Issue 1, January-March, 2014, pp. 14-23, IASTER 2014 www.iaster.com, Online: 2347-5439, Print: 2348-0025 ABSTRACT A Novel Four Switch Three Phase Inverter Controlled by Different Modulation Techniques

More information

CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER

CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER 39 CHAPTER 3 CASCADED H-BRIDGE MULTILEVEL INVERTER The cascaded H-bridge inverter has drawn tremendous interest due to the greater demand of medium-voltage high-power inverters. It is composed of multiple

More information

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS International Journal of Electrical and Electronics Engineering Research (IJEEER) ISSN 2250-155X Vol. 3, Issue 2, Jun 2013, 249-260 TJPRC Pvt. Ltd. SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE

More information

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion.

Keywords: Multilevel inverter, Cascaded H- Bridge multilevel inverter, Multicarrier pulse width modulation, Total harmonic distortion. Analysis Of Total Harmonic Distortion Using Multicarrier Pulse Width Modulation M.S.Sivagamasundari *, Dr.P.Melba Mary ** *(Assistant Professor, Department of EEE,V V College of Engineering,Tisaiyanvilai)

More information

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.

Keywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion. A Simplified Topology for Seven Level Modified Multilevel Inverter with Reduced Switch Count Technique G.Arunkumar*, A.Prakash**, R.Subramanian*** *Department of Electrical and Electronics Engineering,

More information

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System 1 G.Balasundaram, 2 Dr.S.Arumugam, 3 C.Dinakaran 1 Research Scholar - Department of EEE, St.

More information

A Novel Cascaded Multilevel Inverter Using A Single DC Source

A Novel Cascaded Multilevel Inverter Using A Single DC Source A Novel Cascaded Multilevel Inverter Using A Single DC Source Nimmy Charles 1, Femy P.H 2 P.G. Student, Department of EEE, KMEA Engineering College, Cochin, Kerala, India 1 Associate Professor, Department

More information

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 42 CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 3.1 INTRODUCTION The concept of multilevel inverter control has opened a new avenue that induction motors can be controlled to achieve dynamic performance

More information

A Comparative Study of Different Topologies of Multilevel Inverters

A Comparative Study of Different Topologies of Multilevel Inverters A Comparative Study of Different Topologies of Multilevel Inverters Jainy Bhatnagar 1, Vikramaditya Dave 2 1 Department of Electrical Engineering, CTAE (India) 2 Department of Electrical Engineering, CTAE

More information

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink

Simulation of Five-Level Inverter with Sinusoidal PWM Carrier Technique Using MATLAB/Simulink International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 3 (2014), pp. 367-376 International Research Publication House http://www.irphouse.com Simulation of Five-Level Inverter

More information

Low Order Harmonic Reduction of Three Phase Multilevel Inverter

Low Order Harmonic Reduction of Three Phase Multilevel Inverter Journal of Scientific & Industrial Research Vol. 73, March 014, pp. 168-17 Low Order Harmonic Reduction of Three Phase Multilevel Inverter A. Maheswari 1 and I. Gnanambal 1 Department of EEE, K.S.R College

More information

PF and THD Measurement for Power Electronic Converter

PF and THD Measurement for Power Electronic Converter PF and THD Measurement for Power Electronic Converter Mr.V.M.Deshmukh, Ms.V.L.Jadhav Department name: E&TC, E&TC, And Position: Assistant Professor, Lecturer Email: deshvm123@yahoo.co.in, vandanajadhav19jan@gmail.com

More information

ISSN Vol.05,Issue.05, May-2017, Pages:

ISSN Vol.05,Issue.05, May-2017, Pages: WWW.IJITECH.ORG ISSN 2321-8665 Vol.05,Issue.05, May-2017, Pages:0777-0781 Implementation of A Multi-Level Inverter with Reduced Number of Switches Using Different PWM Techniques T. RANGA 1, P. JANARDHAN

More information

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor

Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor Nayna Bhargava Dept. of Electrical Engineering SATI, Vidisha Madhya Pradesh, India Sanjeev Gupta

More information

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs. SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER Atulkumar Verma, Prof. Mrs. Preeti Khatri Assistant Professor pursuing M.E. Electrical Power Systems in PVG s College

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 2,Issue 4, April -2015 Reduction

More information

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 12, Issue 10 (October 2016), PP.70-74 Symmetrical Multilevel Inverter with Reduced

More information

Multilevel Inverter Based Statcom For Power System Load Balancing System

Multilevel Inverter Based Statcom For Power System Load Balancing System IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735 PP 36-43 www.iosrjournals.org Multilevel Inverter Based Statcom For Power System Load Balancing

More information

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM

Performance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM International Journal of Electrical Engineering. ISSN 0974-2158 Volume 5, Number 1 (2012), pp. 49-60 International Research Publication House http://www.irphouse.com Performance Evaluation of a Cascaded

More information

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad. Performance Analysis of Three Phase Five-Level Inverters Using Multi-Carrier PWM Technique Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

More information

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source Ramakant Shukla 1, Rahul Agrawal 2 PG Student [Power electronics], Dept. of EEE, VITS, Indore, Madhya pradesh, India 1 Assistant

More information

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability. Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability. Soujanya Kulkarni (PG Scholar) 1, Sanjeev Kumar R A (Asst.Professor) 2 Department of Electrical and Electronics

More information

An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction

An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction Volume-6, Issue-4, July-August 2016 International Journal of Engineering and Management Research Page Number: 456-460 An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction Harish Tata

More information

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 58 CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 4.1 INTRODUCTION Conventional voltage source inverter requires high switching frequency PWM technique to obtain a quality output

More information

Harmonic Analysis & Filter Design for a Novel Multilevel Inverter

Harmonic Analysis & Filter Design for a Novel Multilevel Inverter Harmonic Analysis & Filter Design for a Novel Multilevel Inverter Rashmy Deepak 1, Sandeep M P 2 RNS Institute of Technology, VTU, Bangalore, India rashmydeepak@gmail.com 1, sandeepmp44@gmail.com 2 Abstract

More information

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches P.Bhagya [1], M.Thangadurai [2], V.Mohamed Ibrahim [3] PG Scholar [1],, Assistant Professor [2],

More information

Reduction of THD in Thirteen-Level Hybrid PV Inverter with Less Number of Switches

Reduction of THD in Thirteen-Level Hybrid PV Inverter with Less Number of Switches Circuits and Systems, 2016, 7, 3403-3414 Published Online August 2016 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2016.710290 Reduction of THD in Thirteen-Level Hybrid PV Inverter

More information

A Novel Multilevel Inverter Employing Additive and Subtractive Topology

A Novel Multilevel Inverter Employing Additive and Subtractive Topology Circuits and Systems, 2016, 7, 2425-2436 Published Online July 2016 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2016.79209 A Novel Multilevel Inverter Employing Additive and

More information

Study of five level inverter for harmonic elimination

Study of five level inverter for harmonic elimination Study of five level for harmonic elimination Farha Qureshi1, Surbhi Shrivastava 2 1 Student, Electrical Engineering Department, W.C.E.M, Maharashtra, India 2 Professor, Electrical Engineering Department,

More information

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives 1

More information

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches Page number 1 A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches Abstract The demand for high-voltage high-power inverters is increasing, and it

More information

Hybrid 5-level inverter fed induction motor drive

Hybrid 5-level inverter fed induction motor drive ISSN 1 746-7233, England, UK World Journal of Modelling and Simulation Vol. 10 (2014) No. 3, pp. 224-230 Hybrid 5-level inverter fed induction motor drive Dr. P.V.V. Rama Rao, P. Devi Kiran, A. Phani Kumar

More information

Harmonic Reduction in Induction Motor: Multilevel Inverter

Harmonic Reduction in Induction Motor: Multilevel Inverter International Journal of Multidisciplinary and Current Research Research Article ISSN: 2321-3124 Available at: http://ijmcr.com Harmonic Reduction in Induction Motor: Multilevel Inverter D. Suganyadevi,

More information

International Journal of Advance Engineering and Research Development

International Journal of Advance Engineering and Research Development Scientific Journal of Impact Factor(SJIF): 3.134 International Journal of Advance Engineering and Research Development Volume 2,Issue 5, May -2015 e-issn(o): 2348-4470 p-issn(p): 2348-6406 Simulation and

More information

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications

A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications I J C T A, 9(15), 2016, pp. 6983-6992 International Science Press A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications M. Arun Noyal Doss*, K. Harsha**, K. Mohanraj*

More information

A Modified Cascaded H-Bridge Multilevel Inverter topology with Reduced Number of Power Electronic Switching Components

A Modified Cascaded H-Bridge Multilevel Inverter topology with Reduced Number of Power Electronic Switching Components International Journal of Electrical Engineering. ISSN 0974-2158 Volume 6, Number 2 (2013), pp. 137-149 International Research Publication House http://www.irphouse.com A Modified Cascaded H-Bridge Multilevel

More information

IMPLEMENTATION OF MULTILEVEL INVERTER WITH MINIMUM NUMBER OF SWITCHES FOR DIFFERENT PWM TECHNIQUES

IMPLEMENTATION OF MULTILEVEL INVERTER WITH MINIMUM NUMBER OF SWITCHES FOR DIFFERENT PWM TECHNIQUES IMPLEMENTATION OF MULTILEVEL INVERTER WITH MINIMUM NUMBER OF SWITCHES FOR DIFFERENT PWM TECHNIQUES 1 P.Rajan * R.Vijayakumar, **Dr.Alamelu Nachiappan, **Professor of Electrical and Electronics Engineering

More information

Simulation and Experimental Results of 7-Level Inverter System

Simulation and Experimental Results of 7-Level Inverter System Research Journal of Applied Sciences, Engineering and Technology 3(): 88-95, 0 ISSN: 040-7467 Maxwell Scientific Organization, 0 Received: November 3, 00 Accepted: January 0, 0 Published: February 0, 0

More information

A Carrier Overlapping PWM Technique for Seven Level Asymmetrical Multilevel Inverter with various References

A Carrier Overlapping PWM Technique for Seven Level Asymmetrical Multilevel Inverter with various References A Carrier Overlapping PWM Technique for Seven Level Asymmetrical Multilevel Inverter with various References Johnson Uthayakumar R. 1, Natarajan S.P. 2, Bensraj R. 3 1 Research Scholar, Department of Electronics

More information

Development of a Single-Phase PWM AC Controller

Development of a Single-Phase PWM AC Controller Pertanika J. Sci. & Technol. 16 (2): 119-127 (2008) ISSN: 0128-7680 Universiti Putra Malaysia Press Development of a Single-Phase PWM AC Controller S.M. Bashi*, N.F. Mailah and W.B. Cheng Department of

More information

Ch.8 INVERTER. 8.1 Introduction. 8.2 The Full-Bridge Converter. 8.3 The Square-Wave Inverter. 8.4 Fourier Series Analysis

Ch.8 INVERTER. 8.1 Introduction. 8.2 The Full-Bridge Converter. 8.3 The Square-Wave Inverter. 8.4 Fourier Series Analysis Ch.8 INVERTER 8.1 Introduction 8.2 The Full-Bridge Converter 8.3 The Square-Wave Inverter 8.4 Fourier Series Analysis 8.5 Total Harmonic Distortion 8.6 PSpice Simulation of Square-Wave Inverters 8.7 Amplitude

More information

Hybrid Five-Level Inverter using Switched Capacitor Unit

Hybrid Five-Level Inverter using Switched Capacitor Unit IJIRST International Journal for Innovative Research in Science & Technology Volume 3 Issue 04 September 2016 ISSN (online): 2349-6010 Hybrid Five-Level Inverter using Switched Capacitor Unit Minu M Sageer

More information

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm

The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm Maruthupandiyan. R 1, Brindha. R 2 1,2. Student, M.E Power Electronics and Drives, Sri Shakthi

More information

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION

SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION T.Ramachandran 1, P. Ebby Darney 2 and T. Sreedhar 3 1 Assistant Professor, Dept of EEE, U.P, Subharti Institute of Technology

More information

Development of Multilevel Inverters for Control Applications

Development of Multilevel Inverters for Control Applications International Research Journal of Engineering and Technology (IRJET) e-issn: 2395-56 Volume: 3 Issue: 1 Jan-216 www.irjet.net p-issn: 2395-72 Development of Multilevel Inverters for Control Applications

More information

Speed control of Induction Motor drive using five level Multilevel inverter

Speed control of Induction Motor drive using five level Multilevel inverter Speed control of Induction Motor drive using five level Multilevel inverter Siddayya hiremath 1, Dr. Basavaraj Amarapur 2 [1,2] Dept of Electrical & Electronics Engg,Poojya Doddappa Appa college of Engg,

More information

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2. PIC Based Seven-Level Cascaded H-Bridge Multilevel Inverter R.M.Sekar, Baladhandapani.R Abstract- This paper presents a multilevel inverter topology in which a low switching frequency is made use taking

More information

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Reduction in Total Harmonic Distortion Using Multilevel Inverters Reduction in Total Harmonic Distortion Using Multilevel Inverters Apurva Tomar 1, Dr. Shailja Shukla 2 1 ME (Control System), Department of Electrical Engineering, Jabalpur Engineering College, Jabalpur,

More information

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques Ashwini Kadam 1,A.N.Shaikh 2 1 Student, Department of Electronics Engineering, BAMUniversity,akadam572@gmail.com,9960158714

More information

Lecture Note. DC-AC PWM Inverters. Prepared by Dr. Oday A Ahmed Website: https://odayahmeduot.wordpress.com

Lecture Note. DC-AC PWM Inverters. Prepared by Dr. Oday A Ahmed Website: https://odayahmeduot.wordpress.com Lecture Note 10 DC-AC PWM Inverters Prepared by Dr. Oday A Ahmed Website: https://odayahmeduot.wordpress.com Email: 30205@uotechnology.edu.iq Scan QR DC-AC PWM Inverters Inverters are AC converters used

More information

Unipolar and Bipolar PWM Inverter

Unipolar and Bipolar PWM Inverter IJIRST International Journal for Innovative Research in Science & Technology Volume 1 Issue 7 December 2014 ISSN (online): 2349-6010 Unipolar and Bipolar PWM Inverter Anuja Namboodiri UG Student Power

More information

DC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter

DC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter IJCTA, 9(9), 016, pp. 361-367 International Science Press Closed Loop Control of Soft Switched Forward Converter Using Intelligent Controller 361 DC Link Capacitor Voltage Balance and Neutral Point Stabilization

More information

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB

Simulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB Simulation of Single Phase Multi Inverters with Simple Control Strategy Using MATLAB Rajesh Kr Ahuja 1, Lalit Aggarwal 2, Pankaj Kumar 3 Department of Electrical Engineering, YMCA University of Science

More information

Comparison of Multi Carrier PWM Techniques applied to Five Level CHB Inverter

Comparison of Multi Carrier PWM Techniques applied to Five Level CHB Inverter Volume 114 No. 7 2017, 77-87 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Comparison of Multi Carrier PWM Techniques applied to Five Level CHB

More information

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices

A Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 4 A SinglePhase Carrier Phaseshifted PWM Multilevel Inverter for 9level with Reduced Switching Devices

More information

Total Harmonics Distortion Investigation in Multilevel Inverters

Total Harmonics Distortion Investigation in Multilevel Inverters American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-02, Issue-07, pp-159-166 www.ajer.org Research Paper Open Access Total Harmonics Distortion Investigation in

More information

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3 New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3 1,2,3 Department of Electrical & Electronics Engineering, Swarnandhra College of Engg & Technology, West Godavari

More information

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter

Harmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers Faculty of Engineering and Information Sciences 2 Harmonic elimination control of a five-level DC- AC cascaded

More information

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI

Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Srinivas Reddy Chalamalla 1, S. Tara Kalyani 2 M.Tech, Department of EEE, JNTU, Hyderabad, Andhra Pradesh, India 1 Professor,

More information

Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System

Simulation and Analysis of ASCAD Multilevel Inverter with SPWM for Photovoltaic System Simulation and Analysis of ASCAD Multilevel Inverter with S for Photovoltaic System K.Aswini 1, K.Nandhini 2, S.R.Nandhini 3, G.Akalya4, B.Rajeshkumar 5, M.Valan Rajkumar 6 Department of Electrical and

More information

Design and Evaluation of PUC (Packed U Cell) Topology at Different Levels & Loads in Terms of THD

Design and Evaluation of PUC (Packed U Cell) Topology at Different Levels & Loads in Terms of THD Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2016, 3(9): 33-43 Research Article ISSN: 2394-658X Design and Evaluation of PUC (Packed U Cell) Topology at Different

More information

Cascaded H-Bridge Multilevel Inverter

Cascaded H-Bridge Multilevel Inverter I J C T A, 9(7), 2016, pp. 3029-3036 International Science Press ISSN: 0974-5572 Cascaded H-Bridge Multilevel Inverter Akanksha Dubey* and Ajay Kumar Bansal** ABSTRACT This paper Presents design and simulation

More information

Multilevel Inverter for Single Phase System with Reduced Number of Switches

Multilevel Inverter for Single Phase System with Reduced Number of Switches IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676 Volume 4, Issue 3 (Jan. - Feb. 2013), PP 49-57 Multilevel Inverter for Single Phase System with Reduced Number of Switches

More information

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE

SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE A. Maheswari, Dr. I. Gnanambal Department of EEE, K.S.R College of Engineering, Tiruchengode,

More information

SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES

SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES SIMULATION AND IMPLEMENTATION OF MULTILEVEL INVERTER BASED INDUCTION MOTOR DRIVE BASED ON PWM TECHNIQUES 1 CH.Manasa, 2 K.Uma, 3 D.Bhavana Students of B.Tech, Electrical and Electronics Department BRECW,

More information

COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER

COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER COMPARATIVE STUDY OF PWM TECHNIQUES FOR DIODE- CLAMPED MULTILEVEL-INVERTER 1 ANIL D. MATKAR, 2 PRASAD M. JOSHI 1 P. G. Scholar, Department of Electrical Engineering, Government College of Engineering,

More information

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER

NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER NEW VARIABLE AMPLITUDE CARRIER OVERLAPPING PWM METHODS FOR THREE PHASE FIVE LEVEL CASCADED INVERTER 1 C.R.BALAMURUGAN, 2 S.P.NATARAJAN. 3 M.ARUMUGAM 1 Arunai Engineering College, Department of EEE, Tiruvannamalai,

More information

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding

A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding E. Chidam Meenakchi Devi 1, S. Mohamed Yousuf 2, S. Sumesh Kumar 3 P.G Scholar, Sri Subramanya

More information

Analysis and Simulation of a Cascaded H-Bridge Structure Electrical Converter With Separate DC Supply

Analysis and Simulation of a Cascaded H-Bridge Structure Electrical Converter With Separate DC Supply Analysis and Simulation of a Cascaded H-Bridge Structure Electrical Converter With Separate DC Supply 1 Rahul Chandrakar, 2 Ritesh Diwan 1 M.E.(Power Electronics), Department of Electronics and Telecommunication,

More information

Performance Study of Multiphase Multilevel Inverter Rajshree Bansod*, Prof. S. C. Rangari**

Performance Study of Multiphase Multilevel Inverter Rajshree Bansod*, Prof. S. C. Rangari** International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference on Industrial Automation and Computing (ICIAC- 12-13 th April 214) RESEARCH ARTICLE OPEN

More information

IMPLEMENTATION OF MODIFIED REDUCED SWITCH MULTILEVEL INVERTER USING MCPWM AND MSPWM TECHNIQUES

IMPLEMENTATION OF MODIFIED REDUCED SWITCH MULTILEVEL INVERTER USING MCPWM AND MSPWM TECHNIQUES IMPLEMENTATION OF MODIFIED REDUCED SWITCH MULTILEVEL INVERTER USING MCPWM AND MSPWM TECHNIQUES V. Sudha and K. Vijayarekha Shanmugha Arts, Science, Technology and Research Academy, Thanjavur, India E-Mail:

More information

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM Akhila A M.Tech Student, Dept. Electrical and Electronics Engineering, Mar Baselios College of Engineering and Technology,

More information

Comparison of carrier based PWM methods for Cascaded H-Bridge Multilevel Inverter

Comparison of carrier based PWM methods for Cascaded H-Bridge Multilevel Inverter IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 Comparison of carrier based PWM methods for Cascaded H-Bridge Multilevel Inverter Hardik

More information

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique

THD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique THD Minimization in Single Phase Symmetrical Cascaded Multilevel Using Programmed PWM Technique M.Mythili, N.Kayalvizhi Abstract Harmonic minimization in multilevel inverters is a complex optimization

More information

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES 1 M. KAVITHA, 2 A. SREEKANTH REDDY & 3 D. MOHAN REDDY Department of Computational Engineering, RGUKT, RK Valley, Kadapa

More information

ABHINAV NATIONAL MONTHLY REFEREED JOURNAL OF RESEARCH IN SCIENCE & TECHNOLOGY

ABHINAV NATIONAL MONTHLY REFEREED JOURNAL OF RESEARCH IN SCIENCE & TECHNOLOGY HIGH PERFORMANCE PV-BATTERY HYBRID SYSTEM WITH MULTILEVEL INVERTER FED TO INDUCTION MOTOR DRIVE AND TOTAL HARMONIC DISTROTION ANALYSIS N.Triveni 1, Dr.K.Ravichandrudu 2 and P. Yohan Babu 3 1 PG Student,

More information

A comparative study of Total Harmonic Distortion in Multi level inverter topologies

A comparative study of Total Harmonic Distortion in Multi level inverter topologies A comparative study of Total Harmonic Distortion in Multi level inverter topologies T.Prathiba *, P.Renuga Electrical Engineering Department, Thiagarajar College of Engineering, Madurai 625 015, India.

More information

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources P.Umapathi Reddy 1, S.Sivanaga Raju 2 Professor, Dept. of EEE, Sree Vidyanikethan Engineering College, Tirupati, A.P.

More information

A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter

A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter A Comparative Analysis of Multi Carrier SPWM Control Strategies using Fifteen Level Cascaded H bridge Multilevel Inverter D.Mohan M.E, Lecturer in Dept of EEE, Anna university of Technology, Coimbatore,

More information