Motivation Overview Grounding & Shielding L1 Trigger System Diagrams Front-End Electronics Modules
|
|
- Loraine Griffin
- 5 years ago
- Views:
Transcription
1 F.J. Barbosa, Jlab Motivation Overview Grounding & Shielding L1 Trigger System Diagrams Front-End Electronics Modules Safety Summary 1
2 1. Motivation Hall D will begin operations with a photon flux of 107/s Level 1 Trigger rate will range from 108/s later. 20 khz to 200 Need Pipelined Front-End Electronics How? A simplified Level 1 Trigger & DAQ Model: Trigger Every Event Analog Input Front-End Digitizer Pipeline FE/DAQ Interface Every n Events Event Block Buffers To ROC 2
3 2. Overview - Hall D in Perspective Downstream North South Upstream 3
4 Hall D Electronics Rack Locations FCAL FDC CDC Cable Routing TOF ST BCAL 4
5 3. Grounding & Shielding - Site Civil Construction Plans for Hall D Have Been Completed Low Impedance Grounding Grid Below Floor Slab 5
6 Grounding & Shielding - Hall Low Impedance Bonding to Grounding Grid Equipment Segregation for Low Noise Each Detector is Referenced Separately to Ground Shields Do Not Carry Return Currents Hall D Guidelines Management & Safety 6
7 4. L1 Trigger VXS Infrastructure We have extensive VME expertise at Jlab (VME64x ANSI/VITA 1.5): VME64x + High-Speed Switched Serial Fabric = VXS (ANSI/VITA 41.0) Energy Sum Trigger Clock & Signal Distribution Low Jitter Lab Tests: Crate Trigger Processor fadc250 ROC 20-slot VXS Crate 8 fadc250 8 fadc250 Trigger Interface Module Crate Trigger Processor Signal Distribution Module 7
8 Frontend Electronics Requirements for the L1 Trigger Photon Tagger Start TOF Counter BCAL BCAL Inner Outer Type Scintillator Scint. Scint. Sci Fiber Sci Fiber Lead Glass Channel Count Signal Source 144 PMT 120 SiPM PMT PMT SiPM PMT PMT w/cw Discrimination 144 LE 120 CFD CFD CFD LE - - fadc bit, F1TDC 60 ps 60ps 60 ps 60 ps - - Level 1 Trigger Hit Bits Hit Bits Hit Bits Energy Sum Energy Sum Energy Sum Detector FCAL CUSTOM 250 MSPS 8
9 fadc250 A simplified view of the VXS flash ADC Timing & Control Data Processing & VME CH 16 P1 Signal Conditioning & ADC Virtex 4 LX25 EP2S30 VME Path Stratix II CH 9 Data, Configuration Virtex 4 CH 8 P0 FX20 VXS-P0 Path MEM LX25 P2 CH 1 VME Data & Control MEM Data Processing & VXS Serial Data, Timing, Control P2 Path Data, Timing, Control VXS Trigger, Clock & Signal VME Data & Control 9
10 fadc250 Sampling, Readout & Trigger 4 ns r Sample Trigger Threshold 0 Trigger Latency Trigger Window Hit Bits Trigger - Energy Sum to P0 - Sum samples from all 16-channels, every 4 ns. - Hit Bits to P0 - Hit pattern word from all 16-channels, every 4 ns. Data Readout through VME Samples or sum within the trigger window. Trigger Latency and Trigger Window are user programmable. 10
11 fadc MSPS Pipelined flash ADC Developed and Tested for 10- and 12-bit Applications Good Linearity & Resolution (ENOB = 10 & bits) 16 channels - No Cross-talk User Selectable Input Ranges (-0.5V, -1V, -2V) Pipelined, 8 µs Latency, Windowing Energy Sum, Hit Bits Output via VXS for L1 Trigger VXS Serial Interface (6.25 Gbps aggregate rate) VME64x 2eSST (VME320 / VITA ) Presented at the IEEE NSS 2007 Five Units Under Test. Cost per Module - $3,348* * Prices subject to change without notice. 11
12 ( ) Number in parentheses refer to number of modules Trigger Latency ~ 3 μs Detector Signals (16) (1) (1) Fiber Optic Links Clock/Trigger 62.5MHz (1) (12) (1) (1) Fiber Optic Link (~100 m) 125 MHz) fadc250 (8) CTP Crate Trigger Processor (2) (1) SD Signal Distribution Copper Ribbon Cable (~1.5 m) 250 MHz) TI Trigger Interface VXS Backplane 12
13 Trigger Modules and Their Functions A Summary TS (Trigger Supervisor) - Validates Triggers (from 32 Inputs) and Issues Trigger Word. - Master Clock (250 MHz). - Synchronization Control. TD (Trigger Distribution) - Fanout (Trigger Word/Clock/Sync). - Handles Status/Busy Signals from TI Modules. TI (Trigger Interface) - Issues Fixed Latency Trigger (3 bits) to all Front-end Modules (based on Trigger Word from TD and through SD modules). - Handles Status/Busy Signals from Front-end to TD Modules. - Clock Distribution to SD Module (250, 125 & MHz). SD (Signal Distribution) - Distributes De-skewed Clock, Trigger & Sync to all Front-end Modules or Trigger Word to TD Modules. - Handles Status/Busy Signals from Front-end to TI Module. CTP (Crate Trigger Processor) - Collects and Processes Energy Sum & Hit Bits from 16 Front-end Modules and Adds Time Stamp One Crate. - Output to SSP Module. SSP (Sub-System Processor) - Collects and Processes Energy Sum & Hit Bits from up to 8 CTP. - Sub-System Skew Adjustment. - Output to 2 GTP Modules. GTP (Sub-System Processor) - Collects and Processes Energy Sum & Hit Bits from 8 SSP. - SD Functions (Clock, Trigger & Sync distribution). - Computes Trigger Algorithm (32 bits): -Energy Sum (Bcal & Fcal) -Track Count (TOF, ST) - Max/Min Hits (Tagger). - Output 32-bit Trigger 4 ns to TS Module. 13
14 Clock & Signal Distribution: Because of ADC speed (250 MSPS) and resolution (12-bit), we need a low jitter clock signal distribution implementation. Use commercially available hardware Tested 150 m Multi-Mode Fiber Bundle with <2 ps Jitter 14
15 Clock, Trigger Word & Sync (CLKSYNC) Globally Distributed Over Optical Fibers. CLK250 is not encoded (CW signal). CLKSYNC 4-bit serial encoded command with fixed latency. Trigger Word 16-bit serial encoded (SerDes) and DC balanced (Aurora protocol) Transmitter: Fixed Latency Receiver: Delay Adjustments 15
16 5. System Diagrams Electronics Summary Detectors in Hall D not Involved in the L1 Trigger Detector Pair Spectrometer CDC FDC Type Scintillator Drift Drift Channel Count Anodes Cathodes Signal Source PMT Anode Wire Anodes Cathode Strips Discrimination LE No Anodes: Yes (ASIC) fadc bit, 125 MSPS No Yes Cathodes: Yes F1TDC 60 ps No Anodes: 115 ps 16
17 17
18 18
19 6. Front-End Electronics for the Drift Chambers Preamp Ionizing Track +HV Pipelined DAQ Cathode Strips R FDC fadc C Disc TDC fadc Anode Wire For the cathode strips, q+ ~ 1/5 q- R CDC Straw Tube C fadc HV Ionizing Track Anode Wire GND 19
20 The GlueX ASIC Prototype GAS-1 8-Channel Preamp Designed by UPenn (M. Newcomer, et al) in collaboration with IUCF and JLab. Fabricated (Summer 2007) by TSMC in 0.25 μm CMOS, submitted through MOSIS. Photograph of GAS-1 ~ 4 mm Block Diagram of the GlueX ASIC Prototype: Wire-bonds (Au) 8 Channels 11 ns peaking time GAS-1 Die Linearity - 0.8% to 300 fc (0.25 μm CMOS) Lead-frame (QFN 64 9x9 mm) < 0.05% Cross-talk 3000 e- ENC@ 20 pf 20
21 1500 mv 24-ch Preamp Card & Signal Cable Excellent results < 1% cross-talk Low noise Good Linearity Low Power. Design & Layout of GAS-2 almost complete. Cost ~ $150/card 21
22 ASIC & Preamp Card Ongoing Developments GAS-2 Improvements (Design & Process): - Noise - Dynamic Range - Gain Linearity New: - Gain Selection - Discriminator Design & Layout Completion April 2008 New Sections Submission 2008 Tests with CDC and FDC Prototypes are Ongoing: (Preamp, 18 m Cable, fadc125 Shaper Prototype) - Evaluate S/N - Determine Gain, Dynamic Range - Optimize Shaping for fadc125 Thermal Performance Tests with Cooling System Prototype. 22
23 INPUT VME FIFO MEZZANINE SIGNAL CONDITIONING INPUT 72 channels (3 groups of 24) GlueX Preamp Card test pulser output 450 mv differential input range, >66 db common-mode rejection over ±3 V common-mode range Cable response equalization (peak gain 1.6) 5th order shaper anti-alias filter, 24 ns peaking time 125 MSPS, 12 bit resolution (14 bit assembly option) Pipelined, 13 µs buffer, 200 khz trigger rate FPGA-based digital signal processing (e.g., extract time & pulse integral) 1 MByte output data FIFO VME64x 2eSST, VXS (clk & trig in) Construction: 6U main board & mezzanine 36 channels each Estimated cost per module - $4,053 INPUT 7. Modules - fadc MSPS Pipelined flash ADC CLK & TRIG INPUT DATA FPGA ADC 23
24 F1TDC High Resolution Pipelined TDC F1TDC Thermal Profile Presented at the IEEE NSS 2002 About 100 Modules in Use at Jlab Cost per Module - $3,422* * Prices subject to change without notice. 24
25 Commercial Modules Available Today - Although Hall D is a few years away from construction, some commercial modules and systems are already available today. A1535N HV Module ($6,710)* V895 Discriminator ($3,791)* * Prices subject to change without notice. SY1527 HV Chassis [CAENET, Ethernet, RS-232] ($8,190 LC Version)* LV Modules (MPV Series) ($2,523)* MPOD EV LV Chassis [CANbus, Ethernet, USB] ($5,509)* 25
26 Modules & Units in Hall D 26
27 8. Safety Safety is a major consideration in developing the Hall D instrumentation: High Voltage Distribution Systems - Fully Interlocked - Programmable V & I Trips - Minimize HV Channels Wherever Possible SiPMs Require Low Voltage (30 V) CW Voltage Multipliers Require Low Voltage (24 V) - HV Cables are Shielded and Grounded Low Voltage Distribution Systems - Fully Interlocked - Programmable V & I Trips - Segmentation for Lower Power Distribution Grounding & Shielding Systems - Comprehensive plan with reference at detector front-end - Floating LV & HV supplies minimizing ground loops - Minimizing supply & return loop areas - Separated from magnet supplies, quenching loads, pumps, etc. 27
28 9. Summary We have made considerable progress in prototyping the front-end electronics: - ASIC - Preamp Card - Receiver Shaper (Part of fadc125) - fadc250 - F1TDC - Crate Trigger Processor Module - Low Jitter Signal Distribution. We have established comprehensive plans for: - HV, LV and grounding distribution - Electronics systems and Installation. We are addressing safety considerations from design inception and towards a comprehensive and integrated safety plan. 28
29 Backup 29
DAQ & Electronics for the CW Beam at Jefferson Lab
DAQ & Electronics for the CW Beam at Jefferson Lab Benjamin Raydo EIC Detector Workshop @ Jefferson Lab June 4-5, 2010 High Event and Data Rates Goals for EIC Trigger Trigger must be able to handle high
More informationSoLID DAQ for Transversity and PVDIS. Alexandre Camsonne, Rory Miskimen Yi Qiang September 14 th 2012
SoLID DAQ for Transversity and PVDIS Alexandre Camsonne, Rory Miskimen Yi Qiang September 14 th 2012 Overview Requirements overview Pipelined electronics GEM Electronics layout Budget Man Power Tasks list
More informationSBS VME DAQ. SBS collaboration Meeting Alexandre Camsonne July 7 th 2014
SBS VME DAQ SBS collaboration Meeting July 7 th 2014 Outline SBS DAQ overview GEM readout Fastbus readout HCAL readout Plan Manpower Conclusion 2 SBS DAQ Overview Calorimeter ECAL : Fastbus HCAL SBS GEM
More informationSoLID DAQ for Transversity and PVDIS. Alexandre Camsonne SoLID collaboration meeting November 8 th 2014
SoLID DAQ for Transversity and PVDIS Alexandre Camsonne SoLID collaboration meeting November 8 th 2014 PVDIS Calorimeter trigger Trigger rates Event sizes / data rates SIDIS Electronics layout Trigger
More informationData Acquisition System for the Angra Project
Angra Neutrino Project AngraNote 012-2009 (Draft) Data Acquisition System for the Angra Project H. P. Lima Jr, A. F. Barbosa, R. G. Gama Centro Brasileiro de Pesquisas Físicas - CBPF L. F. G. Gonzalez
More informationA Novel Design of a High-Resolution Hodoscope for the Hall D Tagger Based on Scintillating Fibers
A Novel Design of a High-Resolution Hodoscope for the Hall D Tagger Based on Scintillating Fibers APS Division of Nuclear Physics Meeting October 25, 2008 GlueX Photon Spectrum Bremsstrahlung in diamond
More informationA Fast Waveform-Digitizing ASICbased DAQ for a Position & Time Sensing Large-Area Photo-Detector System
A Fast Waveform-Digitizing ASICbased DAQ for a Position & Time Sensing Large-Area Photo-Detector System Eric Oberla on behalf of the LAPPD collaboration PHOTODET 2012 12-June-2012 Outline LAPPD overview:
More informationGRETINA. Electronics. Auxiliary Detector Workshop. Sergio Zimmermann LBNL. Auxiliary Detectors Workshop. January 28, 2006
GRETINA Auxiliary Detector Workshop Electronics Sergio Zimmermann LBNL 1 Outline Electronic Interface Options Digitizers Trigger/Timing System Grounding and Shielding Summary 2 Interface Options Three
More informationThe 1st Result of Global Commissioning of the ATALS Endcap Muon Trigger System in ATLAS Cavern
The 1st Result of Global Commissioning of the ATALS Endcap Muon Trigger System in ATLAS Cavern Takuya SUGIMOTO (Nagoya University) On behalf of TGC Group ~ Contents ~ 1. ATLAS Level1 Trigger 2. Endcap
More informationMulti-Channel Charge Pulse Amplification, Digitization and Processing ASIC for Detector Applications
1.0 Multi-Channel Charge Pulse Amplification, Digitization and Processing ASIC for Detector Applications Peter Fischer for Tim Armbruster, Michael Krieger and Ivan Peric Heidelberg University Motivation
More informationStudy of the ALICE Time of Flight Readout System - AFRO
Study of the ALICE Time of Flight Readout System - AFRO Abstract The ALICE Time of Flight Detector system comprises about 176.000 channels and covers an area of more than 100 m 2. The timing resolution
More informationDHCAL Prototype Construction José Repond Argonne National Laboratory
DHCAL Prototype Construction José Repond Argonne National Laboratory Linear Collider Workshop Stanford University March 18 22, 2005 Digital Hadron Calorimeter Fact Particle Flow Algorithms improve energy
More informationThe Trigger System of the MEG Experiment
The Trigger System of the MEG Experiment On behalf of D. Nicolò F. Morsani S. Galeotti M. Grassi Marco Grassi INFN - Pisa Lecce - 23 Sep. 2003 1 COBRA magnet Background Rate Evaluation Drift Chambers Target
More informationRP220 Trigger update & issues after the new baseline
RP220 Trigger update & issues after the new baseline By P. Le Dû pledu@cea.fr Cracow - P. Le Dû 1 New layout features Consequence of the meeting with RP420 in Paris last September Add 2 vertical detection
More informationCATIROC a multichannel front-end ASIC to read out the SPMT system of the JUNO experiment
CATIROC a multichannel front-end ASIC to read out the SPMT system of the JUNO experiment Dr. Selma Conforti (OMEGA/IN2P3/CNRS) OMEGA microelectronics group Ecole Polytechnique & CNRS IN2P3 http://omega.in2p3.fr
More informationSPADIC 1.0. Tim Armbruster. FEE/DAQ Workshop Mannheim. January Visit
SPADIC 1.0 Tim Armbruster tim.armbruster@ziti.uni-heidelberg.de FEE/DAQ Workshop Mannheim Schaltungstechnik Schaltungstechnik und und January 2012 Visit http://www.spadic.uni-hd.de 1. SPADIC Architecture
More informationA 4 Channel Waveform Sampling ASIC in 130 nm CMOS
A 4 Channel Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I Large Area Picosecond
More informationA Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker
A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker Robert P. Johnson Pavel Poplevin Hartmut Sadrozinski Ned Spencer Santa Cruz Institute for Particle Physics The GLAST Project
More informationA 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS
A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, M. Bogdan, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I
More informationOverview of talk AGATA at LNL Electronics needed for gamma ray tracking System overview Digitisers Pre-processing GTS Results Software Connecting othe
AGATA Electronics Overview of talk AGATA at LNL Electronics needed for gamma ray tracking System overview Digitisers Pre-processing GTS Results Software Connecting other experiments to AGATA International
More informationDevelopment of a sampling ASIC for fast detector signals
Development of a sampling ASIC for fast detector signals Hervé Grabas Work done in collaboration with Henry Frisch, Jean-François Genat, Eric Oberla, Gary Varner, Eric Delagnes, Dominique Breton. Signal
More informationvxs fpga-based Time to Digital Converter (vftdc)
vxs fpga-based Time to Digital Converter (vftdc) 18Mbit RAM Generic 8 differential In 8 ECL out 32 differential in VME64x: Register, Data Readout 32 LVTTL in Trigger Interface Trg/Clk/Reset/Busy VXS P0:
More informationElectronic Readout System for Belle II Imaging Time of Propagation Detector
Electronic Readout System for Belle II Imaging Time of Propagation Detector Dmitri Kotchetkov University of Hawaii at Manoa for Belle II itop Detector Group March 3, 2017 Barrel Particle Identification
More informationClock and control fast signal specification M.Postranecky, M.Warren and D.Wilson 02.Mar.2010
Clock and control fast signal specification M.Postranecky, M.Warren and D.Wilson 02.Mar.2010 1 Introduction...1 2 Fast signal connectors and cables...1 3 Timing interfaces...2 XFEL Timing Interfaces...2
More informationSAMPA ASIC and Test Stand. TDIS Workshop - 2/22/18 Ed Jastrzembski DAQ Group
SAMPA ASIC and Test Stand TDIS Workshop - 2/22/18 Ed Jastrzembski DAQ Group 1 SAMPA - nickname for the city of São Paulo, Brazil New ASIC for the ALICE TPC and Muon Chamber (MCH) upgrades Combines functions
More informationDevelopment of a 20 GS/s Sampling Chip in 130nm CMOS Technology
Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology 2009 IEEE Nuclear Science Symposium, Orlando, Florida, October 28 th 2009 Jean-Francois Genat On behalf of Mircea Bogdan 1, Henry J. Frisch
More informationNuclear Physics Division Data Acquisition Group
Nuclear Physics Division Data Acquisition Group Description and Technical Information for the VME Trigger Interface (TI) Module J. William Gu (jgu@jlab.org) Updated on: Jan. 19, 2018 Table of Contents
More informationContents. The AMADEUS experiment at the DAFNE collider. The AMADEUS trigger. SiPM characterization and lab tests
Contents The AMADEUS experiment at the DAFNE collider The AMADEUS trigger SiPM characterization and lab tests First trigger prototype; tests at the DAFNE beam Second prototype and tests at PSI beam Conclusions
More informationCommissioning Status and Results of ATLAS Level1 Endcap Muon Trigger System. Yasuyuki Okumura. Nagoya TWEPP 2008
Commissioning Status and Results of ATLAS Level1 Endcap Muon Trigger System Yasuyuki Okumura Nagoya University @ TWEPP 2008 ATLAS Trigger DAQ System Trigger in LHC-ATLAS Experiment 3-Level Trigger System
More informationTrigger Overview. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 12, 2000
Overview Wesley Smith, U. Wisconsin CMS Project Manager DOE/NSF Review April 12, 2000 1 TriDAS Main Parameters Level 1 Detector Frontend Readout Systems Event Manager Builder Networks Run Control System
More informationStatus of SVT front-end electronics M. Citterio on behalf of INFN and University of Milan
XVII SuperB Workshop and Kick Off Meeting: ETD3 Parallel Session Status of SVT front-end electronics M. Citterio on behalf of INFN and University of Milan Index SVT: system status Parameter space Latest
More informationRequirements and Specifications of the TDC for the ATLAS Precision Muon Tracker
ATLAS Internal Note MUON-NO-179 14 May 1997 Requirements and Specifications of the TDC for the ATLAS Precision Muon Tracker Yasuo Arai KEK, National High Energy Accelerator Research Organization Institute
More informationTIMING, TRIGGER AND CONTROL INTERFACE MODULE FOR ATLAS SCT READ OUT ELECTRONICS
TIMING, TRIGGER AND CONTROL INTERFACE MODULE FOR ATLAS SCT READ OUT ELECTRONICS Jonathan Butterworth ( email : jmb@hep.ucl.ac.uk ) Dominic Hayes ( email : dah@hep.ucl.ac.uk ) John Lane ( email : jbl@hep.ucl.ac.uk
More informationDevelopment of a 256-channel Time-of-flight Electronics System For Neutron Beam Profiling
JOURNAL OF L A TEX CLASS FILES, VOL. 14, NO. 8, AUGUST 2015 1 Development of a 256-channel Time-of-flight Electronics System For Neutron Beam Profiling Haolei Chen, Changqing Feng, Jiadong Hu, Laifu Luo,
More informationPrototype of a Compact Imaging System for GEM Detectors Tomohisa Uchida, Member, IEEE, Yowichi Fujita, Manobu Tanaka, Member, IEEE, and Shoji Uno
2698 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 55, NO. 5, OCTOBER 2008 Prototype of a Compact Imaging System for GEM Detectors Tomohisa Uchida, Member, IEEE, Yowichi Fujita, Manobu Tanaka, Member, IEEE,
More informationP. Branchini (INFN Roma 3) Involved Group: INFN-LNF G. Felici, INFN-NA A. Aloisio, INFN-Roma1 V. Bocci, INFN-Roma3
P. Branchini (INFN Roma 3) Involved Group: INFN-LNF G. Felici, INFN-NA A. Aloisio, INFN-Roma1 V. Bocci, INFN-Roma3 Let s remember the specs in SuperB Baseline: re-implement BaBar L1 trigger with some improvements
More informationHall D Report. E.Chudakov 1. PAC43, July Hall D Group Leader. E.Chudakov PAC43, July 2015 Hall D Report 1
E.Chudakov PAC43, July 2015 Hall D Report 1 Hall D Report E.Chudakov 1 1 Hall D Group Leader PAC43, July 2015 E.Chudakov PAC43, July 2015 Hall D Report 2 Outline 1 Physics program 2 Collaboration and staff
More informationCLARO A fast Front-End ASIC for Photomultipliers
An introduction to CLARO A fast Front-End ASIC for Photomultipliers INFN Milano-Bicocca Paolo Carniti Andrea Giachero Claudio Gotti Matteo Maino Gianluigi Pessina 2 nd SuperB Collaboration Meeting Dec
More informationKLauS4: A Multi-Channel SiPM Charge Readout ASIC in 0.18 µm UMC CMOS Technology
1 KLauS: A Multi-Channel SiPM Charge Readout ASIC in 0.18 µm UMC CMOS Technology Z. Yuan, K. Briggl, H. Chen, Y. Munwes, W. Shen, V. Stankova, and H.-C. Schultz-Coulon Kirchhoff Institut für Physik, Heidelberg
More informationCurrent Status of ATLAS Endcap Muon Trigger System
Current Status of ATLAS Endcap Muon Trigger System Takuya SUGIMOTO Nagoya University On behalf of ATLAS Japan TGC Group Contents 1. Introduction 2. Assembly and installation of TGC 3. Readout test at assembly
More informationMAROC: Multi-Anode ReadOut Chip for MaPMTs
Author manuscript, published in "2006 IEEE Nuclear Science Symposium, Medical Imaging Conference, and 15th International Room 2006 IEEE Nuclear Science Symposium Conference Temperature Record Semiconductor
More informationSDR14TX: Synchronization of multiple devices via PXIe backplane triggering
1 (5) Application Note: SDR14TX: Synchronization of multiple devices via PXIe backplane triggering Table of Contents 1 Introduction... 2 2 Overview... 2 3 PXIe backplane trigger signals... 2 3.1 Overview...
More informationLHCb Preshower(PS) and Scintillating Pad Detector (SPD): commissioning, calibration, and monitoring
LHCb Preshower(PS) and Scintillating Pad Detector (SPD): commissioning, calibration, and monitoring Eduardo Picatoste Olloqui on behalf of the LHCb Collaboration Universitat de Barcelona, Facultat de Física,
More informationArrays of digital Silicon Photomultipliers Intrinsic performance and Application to Scintillator Readout
Arrays of digital Silicon Photomultipliers Intrinsic performance and Application to Scintillator Readout Carsten Degenhardt, Ben Zwaans, Thomas Frach, Rik de Gruyter Philips Digital Photon Counting NSS-MIC
More informationMoller DAQ with the FADC250 B 2. Figure M1 CR SR CL SL FADC SD_FP. VME64x FLEX_I/O ROC CR: CALORIMETER RIGHT [1-4] SR: SCINTILLATOR RIGHT [1-4]
Moller DAQ with the F5 CR: CALORIMETER RIGHT [1-] CR SR CL SL F SR: SCINTILLATOR RIGHT [1-] CL: CALORIMETER LEFT [1-] SL: SCINTILLATOR LEFT [1-] A b a SD_FP A: [ HELICITY, HELICITY_FLIP ] (NIM or ECL)
More informationThe Fermilab Short Baseline Program and Detectors
Detector SBND and NNN 2016, 3-5 November 2016, IHEP Beijing November 3, 2016 1 / 34 Outline Detector SBND 1 2 3 Detector 4 SBND 5 6 2 / 34 3 detectors in the neutrino beam from the 8GeV Booster (E peak
More informationBeam Condition Monitors and a Luminometer Based on Diamond Sensors
Beam Condition Monitors and a Luminometer Based on Diamond Sensors Wolfgang Lange, DESY Zeuthen and CMS BRIL group Beam Condition Monitors and a Luminometer Based on Diamond Sensors INSTR14 in Novosibirsk,
More informationSPADIC Status and plans
SPADIC Status and plans Michael Krieger TRD Strategy Meeting 29.11.2013 Michael Krieger SPADIC Status and plans 1 Reminder: SPADIC 1.0 architecture from detector pads single message stream: signal snapshot
More informationUpgrade of the ATLAS Thin Gap Chamber Electronics for HL-LHC. Yasuyuki Horii, Nagoya University, on Behalf of the ATLAS Muon Collaboration
Upgrade of the ATLAS Thin Gap Chamber Electronics for HL-LHC Yasuyuki Horii, Nagoya University, on Behalf of the ATLAS Muon Collaboration TWEPP 2017, UC Santa Cruz, 12 Sep. 2017 ATLAS Muon System Overview
More informationProduct Range Electronic Units
Pyramid Technical Consultants, Inc. 1050 Waltham Street Suite 200 Lexington, MA 02421 TEL: +1 781 402-1700 TEL (UK): +44 1273 492001 FAX: (781) 402-1750 EMAIL: SUPPORT@PTCUSA.COM Product Range Electronic
More informationStreaming Readout for EIC Experiments
Streaming Readout for EIC Experiments Douglas Hasell Detectors, Computing, and New Technologies Parallel Session EIC User Group Meeting Catholic University of America August 1, 2018 Introduction Goal of
More informationTesting the Electronics for the MicroBooNE Light Collection System
Testing the Electronics for the MicroBooNE Light Collection System Kathleen V. Tatem Nevis Labs, Columbia University & Fermi National Accelerator Laboratory August 3, 2012 Abstract This paper discusses
More informationOctal ASD Certification Tests at Michigan
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, 2002 - CERN Goals of Michigan Test Confirm actual deadtime vrs setting. Hits/event vrs trigger rate (I/O traffic
More informationSAM (Swift Analogue Memory): a new GHz sampling ASIC for the HESS-II Front-End Electronics.
SAM (Swift Analogue Memory): a new GHz sampling ASIC for the HESS-II Front-End Electronics. E. Delagnes 1, Y. Degerli 1, P. Goret 1, P. Nayman 2, F. Toussenel 2, P. Vincent 2 1 DAPNIA, CEA/Saclay 2 IN2P3/LPNHE
More informationMicromegas for muography, the Annecy station and detectors
Micromegas for muography, the Annecy station and detectors M. Chefdeville, C. Drancourt, C. Goy, J. Jacquemier, Y. Karyotakis, G. Vouters 21/12/2015, Arche meeting, AUTH Overview The station Technical
More informationM.Pernicka Vienna. I would like to raise several issues:
M.Pernicka Vienna I would like to raise several issues: Why we want use more than one pulse height sample of the shaped signal. The APV25 offers this possibility. What is the production status of the FADC+proc.
More informationarxiv: v1 [physics.ins-det] 26 Nov 2015
Preprint typeset in JINST style - HYPER VERSION arxiv:1511.08385v1 [physics.ins-det] 26 Nov 2015 The Data Acquisition System for LZ Eryk Druszkiewicz a, for the LZ Collaboration a Department of Physics
More informationMASE: Multiplexed Analog Shaped Electronics
MASE: Multiplexed Analog Shaped Electronics C. Metelko, A. Alexander, J. Poehlman, S. Hudan, R.T. desouza Outline 1. Needs 2. Problems with existing Technology 3. Design Specifications 4. Overview of the
More informationTransmission-Line Readout with Good Time and Space Resolution for Large-Area MCP-PMTs
Transmission-Line Readout with Good Time and Space Resolution for Large-Area MCP-PMTs Fukun Tang (UChicago) C. Ertley, H. Frisch, J-F. Genat, Tyler Natoli (UChicago) J. Anderson, K. Byrum, G. Drake, E.
More informationMuLan Experiment Progress Report
BV 37 PSI February 16 2006 p. 1 MuLan Experiment Progress Report PSI Experiment R 99-07 Françoise Mulhauser, University of Illinois at Urbana Champaign (USA) The MuLan Collaboration: BERKELEY BOSTON ILLINOIS
More informationA 130nm CMOS Evaluation Digitizer Chip for Silicon Strips readout at the ILC
A 130nm CMOS Evaluation Digitizer Chip for Silicon Strips readout at the ILC Jean-Francois Genat Thanh Hung Pham on behalf of W. Da Silva 1, J. David 1, M. Dhellot 1, D. Fougeron 2, R. Hermel 2, J-F. Huppert
More informationLevel-1 Regional Calorimeter System for CMS
Level-1 Regional Calorimeter System for CMS P. Chumney, S. Dasu, M. Jaworski, J. Lackey, P. Robl, W.H.Smith Physics Department, University of Wisconsin, Madison, WI, USA CHEP March 2003 The pdf file of
More informationPixel hybrid photon detectors
Pixel hybrid photon detectors for the LHCb-RICH system Ken Wyllie On behalf of the LHCb-RICH group CERN, Geneva, Switzerland 1 Outline of the talk Introduction The LHCb detector The RICH 2 counter Overall
More informationDevelopment of utca Hardware for BAM system at FLASH and XFEL
Development of utca Hardware for BAM system at FLASH and XFEL Samer Bou Habib, Dominik Sikora Insitute of Electronic Systems Warsaw University of Technology Warsaw, Poland Jaroslaw Szewinski, Stefan Korolczuk
More informationTowards an ADC for the Liquid Argon Electronics Upgrade
1 Towards an ADC for the Liquid Argon Electronics Upgrade Gustaaf Brooijmans Upgrade Workshop, November 10, 2009 2 Current LAr FEB Existing FEB (radiation tolerant for LHC, but slhc?) Limits L1 latency
More informationTomasz Włostowski Beams Department Controls Group Hardware and Timing Section. Trigger and RF distribution using White Rabbit
Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section Trigger and RF distribution using White Rabbit Melbourne, 21 October 2015 Outline 2 A very quick introduction to White Rabbit
More informationTest Beam Measurements for the Upgrade of the CMS Phase I Pixel Detector
Test Beam Measurements for the Upgrade of the CMS Phase I Pixel Detector Simon Spannagel on behalf of the CMS Collaboration 4th Beam Telescopes and Test Beams Workshop February 4, 2016, Paris/Orsay, France
More informationContents. Why waveform? Waveform digitizer : Domino Ring Sampler CEX Beam test autumn 04. Summary
Contents Why waveform? Waveform digitizer : Domino Ring Sampler CEX Beam test data @PSI autumn 04 Templates and time resolution Pulse Shape Discrimination Pile-up rejection Summary 2 In the MEG experiment
More informationThe MUSE experiment. Technical Overview. Guy Ron (for the MUSE collaboration) Hebrew University of Jerusalem
The MUSE experiment Technical Overview Guy Ron (for the MUSE collaboration) Hebrew University of Jerusalem MUSE is not your garden variety scattering experiment Low beam flux Large angle, non-magnetic
More informationDevelopment and Test of a Demonstrator for a First-Level Muon Trigger based on the Precision Drift Tube Chambers for ATLAS at HL-LHC
Development and Test of a Demonstrator for a First-Level Muon Trigger based on the Precision Drift Tube Chambers for ATLAS at HL-LHC K. Schmidt-Sommerfeld Max-Planck-Institut für Physik, München K. Schmidt-Sommerfeld,
More informationitop System Overview Kurtis Nishimura University of Hawaii October 12, 2012 US Belle II Firmware Review
itop System Overview Kurtis Nishimura University of Hawaii October 12, 2012 US Belle II Firmware Review Detection of Internally Reflected Cherenkov Light Charged particles of same momentum but different
More informationSV2C 28 Gbps, 8 Lane SerDes Tester
SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in
More informationGFT bit High Speed Digitizer
FEATURES Up to 4 analog channels in only 1U space Up to 2GS/s sampling rate per channel 14 bits vertical resolution DC coupled with up to 1GHz bandwidth Programmable DC offset Internal and external clock
More informationFirmware development and testing of the ATLAS IBL Read-Out Driver card
Firmware development and testing of the ATLAS IBL Read-Out Driver card *a on behalf of the ATLAS Collaboration a University of Washington, Department of Electrical Engineering, Seattle, WA 98195, U.S.A.
More informationCalorimetry in particle physics experiments
Calorimetry in particle physics experiments Unit n. 7 Front End and Trigger electronics Roberta Arcidiacono Lecture overview Signal processing Some info on calorimeter FE Pre-amplifiers Charge sensitive
More informationINFN Milano Bicocca. Andrea Giachero Claudio Gotti Matteo Maino Gianluigi Pessina. Alessandro Baù Andrea Passerini (partial support)
INFN Milano Bicocca Andrea Giachero Claudio Gotti Matteo Maino Gianluigi Pessina INFN Milano Bicocca Alessandro Baù Andrea Passerini (partial support) Faculty o Physics of the University of Milano Bicocca
More informationTests of the CMS Level-1 Regional Calorimeter Trigger Prototypes
Tests of the CMS Level-1 Regional Calorimeter Trigger Prototypes W.H.Smith, P. Chumney, S. Dasu, M. Jaworski, J. Lackey, P. Robl, Physics Department, University of Wisconsin, Madison, WI, USA 8th Workshop
More informationPlans for RPC DHCAL Prototype. David Underwood Argonne National Laboratory
Plans for RPC DHCAL Prototype David Underwood Argonne National Laboratory Linear Collider Meeting, SLAC 7-10 January 2004 Outline Collaborators Goals Motivation Mechanical Structure Chamber Description
More informationHighly Segmented Detector Arrays for. Studying Resonant Decay of Unstable Nuclei. Outline
Highly Segmented Detector Arrays for Studying Resonant Decay of Unstable Nuclei MASE: Multiplexed Analog Shaper Electronics C. Metelko, S. Hudan, R.T. desouza Outline 1. Resonant Decay 2. Detectors 3.
More informationCavity BPM Activities at PSI
Paul Scherrer Institut Cavity BPM Activities at PSI Boris Keil Paul Scherrer Institut For the PSI Beam Based Feedbacks Group Boris Keil, PSI IBIC 13 Cavity BPM IBIC Satellite 2013 Cavity Meeting BPM Satellite
More informationDatasheet C400. Four Channel Pulse Counting Detector Controller
Four Channel Pulse Counting Detector Controller Features Four independent channels with fast discriminators, scalers, preamp power and high voltage. Able to control photomultipliers and APDs. 10 nsec pulse
More informationStatus of Front-end chip development at Paris ongoing R&D at LPNHE-Paris
Status of Front-end chip development at Paris ongoing R&D at LPNHE-Paris Paris in the framework of the SiLC R&D Collaboration Jean-Francois Genat, Thanh Hung Pham, Herve Lebbolo, Marc Dhellot and Aurore
More informationPicosecond time measurement using ultra fast analog memories.
Picosecond time measurement using ultra fast analog memories. Dominique Breton a, Eric Delagnes b, Jihane Maalmi a acnrs/in2p3/lal-orsay, bcea/dsm/irfu breton@lal.in2p3.fr Abstract The currently existing
More informationHardware Trigger Processor for the MDT System
University of Massachusetts Amherst E-mail: tcpaiva@cern.ch We are developing a low-latency hardware trigger processor for the Monitored Drift Tube system for the Muon Spectrometer of the ATLAS Experiment.
More informationDevelopment of Large Area and of Position Sensitive Timing RPCs
Development of Large Area and of Position Sensitive Timing RPCs A.Blanco, C.Finck, R. Ferreira Marques, P.Fonte, A.Gobbi, A.Policarpo and M.Rozas LIP, Coimbra, Portugal. GSI, Darmstadt, Germany Univ. de
More informationDesign of the Front-End Readout Electronics for ATLAS Tile Calorimeter at the slhc
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 2, APRIL 2013 1255 Design of the Front-End Readout Electronics for ATLAS Tile Calorimeter at the slhc F. Tang, Member, IEEE, K. Anderson, G. Drake, J.-F.
More informationWhere is CERN? Lake Geneva. Geneve The Alps. 29-Jan-07 Drew Baden 1
Where is CEN? Jura Mountains Lake Geneva Geneve he Alps 29-Jan-07 Drew Baden 1 29-Jan-07 Drew Baden 2 Angels and Demons? CEN s very own X-33 space plane! 29-Jan-07 Drew Baden 3 LC 27km proton-proton ring
More informationDevelopment of LYSO detector modules for a charge-particle EDM polarimeter
Mitglied der Helmholtz-Gemeinschaft Development of LYSO detector modules for a charge-particle EDM polarimeter on behalf of the JEDI collaboration Dito Shergelashvili, PhD student @ SMART EDM_Lab, TSU,
More informationPARISROC, a Photomultiplier Array Integrated Read Out Chip
PARISROC, a Photomultiplier Array Integrated Read Out Chip S. Conforti Di Lorenzo a, J.E. Campagne b, F. Dulucq a, C. de La Taille a, G. Martin-Chassard a, M. El Berni a, W. Wei c a OMEGA/LAL/IN2P3, centre
More informationHPS Upgrade Proposal
HPS Upgrade Proposal HPS collaboration July 20, 2017 Analysis of the HPS engineering run data showed worse than expected reach in both the bump hunt and the vertexing searches. These reach discrepancies
More informationRAPSODI RAdiation Protection with Silicon Optoelectronic Devices and Instruments
RAPSODI RAdiation Protection with Silicon Optoelectronic Devices and Instruments Massimo Caccia Universita dell Insubria Como (Italy) on behalf of The RAPSODI collaboration 11th Topical Seminar on Innovative
More informationThe 2017 IEEE NSS-MIC. Industrial Presentation
Industrial Presentation 1 Introduction of new ultra high count rate Pileup Separator Processor ideal for silicon drift detector and LaBr 3 scintillation detector Tuesday, October 24 2:30:00 PM Hanover
More informationnanomca-sp datasheet I. FEATURES
datasheet nanomca-sp 80 MHz HIGH PERFORMANCE, LOW POWER DIGITAL MCA WITH BUILT IN PREAMPLIFIER Model Numbers: SP0534A/B to SP0539A/B Standard Models: SP0536B and SP0536A I. FEATURES Built-in preamplifier
More informationQpix v.1: A High Speed 400-pixels Readout LSI with 10-bit 10MSps Pixel ADCs
Qpix v.1: A High Speed 400-pixels Readout LSI with 10-bit 10MSps Pixel ADCs Fei Li, Vu Minh Khoa, Masaya Miyahara and Akira Tokyo Institute of Technology, Japan on behalf of the QPIX Collaboration PIXEL2010
More informationRPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification
RPG XFFTS extended bandwidth Fast Fourier Transform Spectrometer Technical Specification 19 XFFTS crate equiped with eight XFFTS boards and one XFFTS controller Fast Fourier Transform Spectrometer The
More informationLevel-1 Calorimeter Trigger Calibration
December 2004 Level-1 Calorimeter Trigger Calibration Birmingham, Heidelberg, Mainz, Queen Mary, RAL, Stockholm Alan Watson, University of Birmingham Norman Gee, Rutherford Appleton Lab Outline Reminder
More informationFMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification
FMC ADC 125M 14b 1ch DAC 600M 14b 1ch Technical Specification Tony Rohlev October 5, 2011 Abstract The FMC ADC 125M 14b 1ch DAC 600M 14b 1ch is a FMC form factor card with a single ADC input and a single
More informationATLAS LAr Electronics Optimization and Studies of High-Granularity Forward Calorimetry
ATLAS LAr Electronics Optimization and Studies of High-Granularity Forward Calorimetry A. Straessner on behalf of the ATLAS LAr Calorimeter Group FSP 103 ATLAS ECFA High Luminosity LHC Experiments Workshop
More informationDigital trigger system for the RED-100 detector based on the unit in VME standard
Journal of Physics: Conference Series PAPER OPEN ACCESS Digital trigger system for the RED-100 detector based on the unit in VME standard To cite this article: D Yu Akimov et al 2016 J. Phys.: Conf. Ser.
More informationnanomca-ii-sp datasheet
datasheet nanomca-ii-sp 125 MHz ULTRA-HIGH PERFORMANCE DIGITAL MCA WITH BUILT IN PREAMPLIFIER Model Numbers: SP8004 to SP8009 Standard Models: SP8006B and SP8006A I. FEATURES Finger-sized, ultra-high performance
More information