Summary of Last Lecture

Size: px
Start display at page:

Download "Summary of Last Lecture"

Transcription

1 EE47 Lecture 3 Lst lecture s summry Active Filters Active iquds Sllen Key & TowThoms Integrtor sed filters Signl flowgrph concept First order integrtor sed filter Second order integrtor sed filter & iquds High order & high Q filters scded iquds scded iqud sensitivity to component vritions Ldder type filters EES 47 Lecture 3: Filters 6 H.K. Pge Summry of Lst Lecture Nomenclture Filter specifictions Qulity fctor Frequency chrcteristics Group dely Filter types Butterworth heyshev I heyshev II Elliptic Bessel Group dely comprison exmple L filters EES 47 Lecture 3: Filters 6 H.K. Pge

2 Integrted Filters Implementtion of L filters in MOS technologies requires onchip inductors Integrted L<nH with Q< omined with mx. cp. pf L filters in the monolithic form fesile: freq>5mhz Anlog/Digitl interfce circuitry require fully integrted filters with criticl frequencies << 5MHz Hence: Need to uild ctive filters uilt without inductors EES 47 Lecture 3: Filters 6 H.K. Pge 3 Filters nd Order Trnsfer Functions (Biquds) Biqudrtic ( nd order) trnsfer function: H(s) s s ωpqp ωp H ( jω) ω H ( jω) H ( jω) ω ω ωp Q P ωp Biqud s 4Q ± P QP for Q P poles re rel, complex otherwise EES 47 Lecture 3: Filters 6 H.K. Pge 4

3 Biqud omplex Poles Q P > omplex conjugte poles: s P j 4QP ± QP Distnce from origin in splne: d ω ω P Q P ω P ( 4Q ) P d Splne jω poles σ EES 47 Lecture 3: Filters 6 H.K. Pge 5 splne jω rdius ω P rccos Q P poles σ ωp rel prt Q P EES 47 Lecture 3: Filters 6 H.K. Pge 6

4 Implementtion of Biquds Pssive : only rel poles cn t implement complex conjugte poles Terminted L Low power, since it is pssive Only fundmentl noise sources lod nd source resistnce As previously nlyzed, not fesile in the monolithic form for f <5MHz Active Biquds Mny topologies cn e found in filter textooks! Widely used topologies: Singleopmp iqud: SllenKey Multiopmp iqud: TowThoms Integrtor sed iquds EES 47 Lecture 3: Filters 6 H.K. Pge 7 Active Biqud SllenKey LowPss Filter G H() s s s ω PQP ωp G ω V V P in out ω Q P P G Single gin element n e implemented oth in discrete & monolithic form Prsitic sensitive Versions for LPF, HPF, BP, Advntge: Only one opmp used Disdvntge: Sensitive to prsitic ll pole no zeros EES 47 Lecture 3: Filters 6 H.K. Pge 8

5 Addition of Imginry Axis Zeros Shrpen trnsition nd n notch out interference Highpss filter (HPF) Bndreject filter s ω H(s) K Z s s ωpqp ωp ωp H( j ω ) K ω ωz Note: Alwys represent trnsfer functions s product of gin term, poles, nd zeros (pirs if complex). Then ll coefficients hve physicl mening, nd redily identifile units. EES 47 Lecture 3: Filters 6 H.K. Pge 9 Mgnitude [db] Imginry Zeros Zeros sustntilly shrpen trnsition nd At the expense of reduced stopnd ttenution t high frequency 3 4 With zeros No zeros Frequency [Hz] Img Axis x f Q f P P Z khz 3 f el Axis x 6 P PoleZero Mp EES 47 Lecture 3: Filters 6 H.K. Pge

6 Moving the Zeros f Q P P khz f Z f P x 5 6 PoleZero Mp Mgnitude [db] Frequency [Hz] Img Axis el Axis x 5 EES 47 Lecture 3: Filters 6 H.K. Pge TowThoms Active Biqud Prsitic insensitive Multiple outputs ef: P. E. Fleischer nd J. Tow, Design Formuls for iqud ctive filters using three opertionl mplifiers, Proc. IEEE, vol. 6, pp. 663, My 973. EES 47 Lecture 3: Filters 6 H.K. Pge

7 EES 47 Lecture 3: Filters 6 H.K. Pge 3 Frequency esponse ( ) ( ) ( ) ( ) 3 s s s k V V s s s s V V s s s k V V in o in o in o implements generl iqud section with ritrry poles nd zeros nd 3 relize the sme poles ut re limited to t most one finite zero EES 47 Lecture 3: Filters 6 H.K. Pge 4 omponent Vlues k k k k k k k k 8 nd,,,, given k i i i it follows tht Q P P P ω ω

8 HigherOrder Filters Higherorder filters (N>) cn e uilt with cscde of nd order iquds, e.g. SllenKey,or TowThoms nd order Filter nd order Filter Nx nd order sections Filter with N order nd order Filter Ν As will e shown lter: HighQ highorder filters uilt with cscde of nd order sections Highly sensitive to component vritions Good lterntive: Integrtorsed ldder type filters EES 47 Lecture 3: Filters 6 H.K. Pge 5 Integrtor Bsed Filters Min uilding lock for this ctegory of filters integrtor By using signl flowgrph techniques conventionl filter topologies cn e converted to integrtor sed type filters Next few pges: Signl flowgrph techniques st order integrtor sed filter nd order integrtor sed filter High order nd high Q filters EES 47 Lecture 3: Filters 6 H.K. Pge 6

9 Wht is Signl Flowgrph (SFG)? SFG Topologicl network representtion consisting of nodes & rnches used to convert one form of network to more suitle form (e.g. pssive L filters to integrtor sed filters) Any network descried y set of liner differentil equtions cn e expressed in SFG form For given network, mny different SFGs exists hoice of prticulr SFG is sed on prcticl considertions such s type of ville components ef: W.Heinlein & W. Holmes, Active Filters for Integrted ircuits, Prentice Hll, hp. 8, 974. EES 47 Lecture 3: Filters 6 H.K. Pge 7 Wht is Signl Flowgrph (SFG)? Signl flowgrph consist of nodes & rnches: Nodes represent vriles (V & I in our cse) Brnches represent trnsfer functions (we will cll the trnsfer function rnch multipliction fctor or BMF) To convert network to its SFG form, KL & KVL is used to derive stte spce description Simple exmple: ircuit Sttespce description SFG I in Z Iin Z Vo I in Z EES 47 Lecture 3: Filters 6 H.K. Pge 8

10 Signl Flowgrph (SFG) Exmples ircuit Sttespce description SFG Iin Iin Vo I in I o L Io SL SL I o I in Iin Vo S I in S EES 47 Lecture 3: Filters 6 H.K. Pge 9 Signl Flowgrph (SFG) ules Two prllel rnches cn e replced y single rnch with overll BMF equl to sum of two BMFs V V A node with only one incoming rnch & one outgoing rnch cn e replced y single rnch with BMF equl to the product of the two BMFs V V V. V V 3 An intermedite node cn e multiplied y fctor (x). BMFs for incoming rnches hve to e multiplied y x nd outgoing rnches divided y x V V V x. /x V V 3 x.v 3 V V EES 47 Lecture 3: Filters 6 H.K. Pge

11 Signl Flowgrph (SFG) ules Simplifictions cn often e chieved y shifting or eliminting nodes V i V 4 / V V 3 V i V / / V 3 A selfloop rnch with BMF y cn e eliminted y multiplying the BMF of incoming rnches y /(y) / / V i V / V 3 V i V /() V 3 EES 47 Lecture 3: Filters 6 H.K. Pge Integrtor Bsed Filters st Order LPF onversion of simple lowpss filter to integrtorsed type y using signl flowgrph technique s Vo s EES 47 Lecture 3: Filters 6 H.K. Pge

12 Wht is n Integrtor? Exmple: SingleEnded Opmp Integrtor Vo, Vo dt s τ Note: Prcticl integrtor in MOS technology hs input & output oth in the form of voltge nd not current onsidertion for SFG derivtion EES 47 Lecture 3: Filters 6 H.K. Pge 3 Integrtor Bsed Filters st Order LPF. Strt from circuit prototype Nme voltges & currents for ll components V s I I V. Use KL & KVL to derive stte spce description to hve BMFs in the integrtor form pcitor voltge expressed s function of its current V p. f(i p. ) Inductor current s function of its voltge I Ind. f(v Ind. ) 3. Use stte spce description to drw signl flowgrph (SFG) (see next pge) EES 47 Lecture 3: Filters 6 H.K. Pge 4

13 V V Integrtor form V I s Vo V I V s I I Integrtor Bsed Filters First Order LPF All voltges & currents nodes of SGF Voltge nodes on top, corresponding current nodes elow ech voltge node V I s s I I SFG V V V s I EES 47 Lecture 3: Filters 6 H.K. Pge 5 Normlize Since integrtors the min uilding locks require in & out signls in the voltge form (not current) onvert ll currents to voltges y multiplying current nodes y scling resistnce orresponding BMFs should then e scled ccordingly V Vo V I s I Vo s I I V Vo I V s I Vo s I I I x Vx V Vo V V s V Vo s V V EES 47 Lecture 3: Filters 6 H.K. Pge 6

14 Normlize V I s s I V I s s I V V V s s EES 47 Lecture 3: Filters 6 H.K. Pge 7 Synthesis V s V V s hoosing s V V τ s V τ s, onsolidte two rnches V τ s V EES 47 Lecture 3: Filters 6 H.K. Pge 8

15 First Order Integrtor Bsed Filter V τ s V H ( s) τ s EES 47 Lecture 3: Filters 6 H.K. Pge 9 st Order Filter Built with Opmp Integrtor Singleended Opmp integrtor hs sign inversion from input to output onvert SFG ccordingly y modifying BMF EES 47 Lecture 3: Filters 6 H.K. Pge 3

16 st Order Filter Built with Opmp Integrtor To void requiring n dditionl opmp to perform summtion t the input node: EES 47 Lecture 3: Filters 6 H.K. Pge 3 st Order Filter Built with Opmp Integrtor (continued) V V s o in EES 47 Lecture 3: Filters 6 H.K. Pge 3

17 k vo m Opmp st Order Filter Noise Identify noise sources (here it is resistors & opmp) Find trnsfer function from ech noise source to the output (opmp noise next pge) H m( f ) S m( f ) df S i( f ) Noisespectrl densityof m noisesource H(f) H(f) ( π f) v v 4KTΔf n n th v n v n vo α kt α Typiclly, α increses s filter order increses EES 47 Lecture 3: Filters 6 H.K. Pge 33 Opmp Filter Noise Opmp ontriution So fr only the fundmentl noise sources re considered. In relity, noise ssocited with the opmp increses the overll noise. For welldesigned filter opmp is designed such tht noise contriution of opmp << contriution of other noise sources v n v n vopmp Vo The ndwidth of the opmp ffects the opmp noise contriution to the totl noise EES 47 Lecture 3: Filters 6 H.K. Pge 34

18 Stte spce description: V VL V Vo I V s V Integrtor form I VL IL sl I Iin I IL Integrtor Bsed Filter nd Order L Filter I in V I V L L V I L SFG V V s I V L sl Drw signl flowgrph (SFG) I I in I I L EES 47 Lecture 3: Filters 6 H.K. Pge 35 Normlize onvert currents to voltges y multiplying ll current nodes y the scling resistnce V V s V L sl I x Vx V V s sl I I in I I L V V V 3 EES 47 Lecture 3: Filters 6 H.K. Pge 36

19 Synthesis V V V s V 3 sl τ sτ sτ τ L EES 47 Lecture 3: Filters 6 H.K. Pge 37 Second Order Integrtor Bsed Filter Filter Mgnitude esponse V BP Mgnitude (db) 5 5 sτ sτ V HP VLP. Normlized Frequency [Hz] EES 47 Lecture 3: Filters 6 H.K. Pge 38

20 Second Order Integrtor Bsed Filter τ s βτ VBP ττ s s VLP ττ s βτs VHP ττ s ττ s βτs τ L β τ ω τ τ Q β τ τ L From mtching pointof viewdesirle: τ Q τ V BP sτ sτ V HP VLP EES 47 Lecture 3: Filters 6 H.K. Pge 39 Second Order Bndpss Filter Noise k vo m H m( f ) S m( f )df Find trnsfer function of ech noise source to the output Integrte contriution of ll noise sources Here it is ssumed tht opmps re noise free (not usully the cse!) vn vn 4KTdf V BP v n sτ sτ v n vo kt Q α Typiclly, α increses s filter order increses Note the noise power is directly proportion to Q EES 47 Lecture 3: Filters 6 H.K. Pge 4

21 Second Order Integrtor Bsed Filter Biqud By comining outputs cn generte generl iqud function: V ττ s τs 3 ττ s βτs 3 V BP jω splne sτ sτ σ V HP V LP EES 47 Lecture 3: Filters 6 H.K. Pge 4 Summry Integrtor Bsed Monolithic Filters Signl flowgrph techniques utilized to convert L networks to integrtor sed ctive filters Ech rective element (L& ) replced y n integrtor Fundmentl noise limittion determined y integrting cpcitor vlue: For lowpss filter: Bndpss filter: vo vo kt α kt α Q where α is function of filter order nd topology EES 47 Lecture 3: Filters 6 H.K. Pge 4

22 Higher Order Filters How do we uild higher order filters? scde of iquds nd st order sections Ech complex conjugte pole uilt with iqud nd rel pole with st order section Esy to implement In the cse of high order high Q filters highly sensitive to component vritions Direct conversion of high order ldder type L filters SFG techniques used to perform exct conversion of ldder type filters to integrtor sed filters More complicted conversion process Much less sensitive to component vritions compred to cscde of iquds EES 47 Lecture 3: Filters 6 H.K. Pge 43 Higher Order Filters scde of Biquds Exmple: LPF filter for DMA send receiver LPF with fpss 65 khz pss. db fstop 75 khz stop 45 db Assumption: n compenste for phse distortion in the digitl domin 7th order Elliptic Filter Implementtion with cscded Biquds Gol: Mximize dynmic rnge Pir poles nd zeros Highest Q poles with closest zeros is good strting point, ut not necessrily optimum Ordering: Lowest Q poles first is good strt EES 47 Lecture 3: Filters 6 H.K. Pge 44

23 Filter Overll Frequency esponse Bode Digrm Phse (deg) Mgnitude (db) kHz MHz Frequency [Hz] 3MHz Mg. (db). EES 47 Lecture 3: Filters 6 H.K. Pge 45 PoleZero Mp Img Axis X splne PoleZero Mp.5.5 el Axis x 7 Q pole f pole [khz] f zero [khz] EES 47 Lecture 3: Filters 6 H.K. Pge 46

24 DMA Filter Built with scde of st nd nd Order Sections st order Filter Biqud Biqud3 Biqud4 st order filter implements the single rel pole Ech iqud implements pir of complex conjugte pole nd pir of imginry zero EES 47 Lecture 3: Filters 6 H.K. Pge 47 Biqud esponse.5 LPF Biqud Biqud Biqud EES 47 Lecture 3: Filters 6 H.K. Pge 48

25 Biqud esponse Bode Mgnitude Digrm Mgnitude (db) 3 LPF Biqud 4 Biqud 3 Biqud Frequency [Hz] EES 47 Lecture 3: Filters 6 H.K. Pge 49 Mgnitude (db) Mgnitude (db) khz Intermedite Outputs LPF Mgnitude (db) LPF Biqud 4 6 LPF Biquds,3 LPF Biquds,3,4 Biquds,, 3, & Mgnitude (db) 8 khz MHz 6 MHz khz khz MHz MHz Frequency [Hz] Frequency [Hz] 8 EES 47 Lecture 3: Filters 6 H.K. Pge 5

26 Sensitivity omponent vrition in Biqud 4 (highest Q pole): Increse ω p4 y % Decrese ω z4 y %.db Mgnitude (db) 3 3dB 4 5 khz 6kHz Frequency [Hz] MHz High Q poles High sensitivity in Biqud reliztions EES 47 Lecture 3: Filters 6 H.K. Pge 5 High Q & High Order Filters scde of iquds Highly sensitive to component vritions not suitle for implementtion of high Q & high order filters scde of iquds only used in cses where required Q for ll iquds <4 (e.g. filters for disk drives) L ldder filters more pproprite for high Q & high order filters (next topic) Less sensitive to component vritions EES 47 Lecture 3: Filters 6 H.K. Pge 5

Correction & Clarification From Last Lecture (2)

Correction & Clarification From Last Lecture (2) EE47 Lecture 3 Active Filters Active iquds Sllen Key & TowThoms Integrtorsed filters Signl flowgrph concept First order integrtorsed filter Second order integrtorsed filter & iquds High order & high Q

More information

Signal flowgraph concept First order integrator based filter Second order integrator based filter & biquads. Cascaded biquad sensitivity

Signal flowgraph concept First order integrator based filter Second order integrator based filter & biquads. Cascaded biquad sensitivity EE47 Lecture 3 Lst week s summry Active Filters Active biquds Sllen Key & TowThoms Integrtor bsed filters Signl flowgrph concept First order integrtor bsed filter Second order integrtor bsed filter & biquds

More information

EE247 Lecture 5. Frequency tuning for continuous-time filters. EECS 247 Lecture 5: Filters 2004 H.K. Page 1. Summary Last Lecture

EE247 Lecture 5. Frequency tuning for continuous-time filters. EECS 247 Lecture 5: Filters 2004 H.K. Page 1. Summary Last Lecture Summry lst lecture EE247 ecture 5 ontinuoustime filters Fcts bout monolithic Rs & s nd its effect on integrted filter chrcteristics Opmp MOSFET filters Opmp MOSFETR filters Gm filters Frequency tuning

More information

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers.

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers Fll 2009 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers Experiment 3: Non-Idel Opertionl Amplifiers 9/11/06 Equivlent Circuits The bsic ssumptions for n idel opertionl mplifier re n infinite differentil gin ( d ), n infinite input resistnce (R i ), zero output

More information

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR): SPH4UW Kirchhoff s ules Kirchhoff s oltge ule (K): Sum of voltge drops round loop is zero. Kirchhoff s Lws Kirchhoff s Current ule (KC): Current going in equls current coming out. Kirchhoff s ules etween

More information

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week Announcements Homework #1 due Mondy t 6pm White drop ox in Student Lounge on the second floor of Cory Tuesdy ls cncelled next week Attend your other l slot Books on reserve in Bechtel Hmley, 2 nd nd 3

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad Hll Ticket No Question Pper Code: AEC009 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigl, Hyderd - 500 043 MODEL QUESTION PAPER Four Yer B.Tech V Semester End Exmintions, Novemer - 2018 Regultions:

More information

Synchronous Generator Line Synchronization

Synchronous Generator Line Synchronization Synchronous Genertor Line Synchroniztion 1 Synchronous Genertor Line Synchroniztion Introduction One issue in power genertion is synchronous genertor strting. Typiclly, synchronous genertor is connected

More information

CHAPTER 2 LITERATURE STUDY

CHAPTER 2 LITERATURE STUDY CHAPTER LITERATURE STUDY. Introduction Multipliction involves two bsic opertions: the genertion of the prtil products nd their ccumultion. Therefore, there re two possible wys to speed up the multipliction:

More information

DESIGN OF CONTINUOUS LAG COMPENSATORS

DESIGN OF CONTINUOUS LAG COMPENSATORS DESIGN OF CONTINUOUS LAG COMPENSATORS J. Pulusová, L. Körösi, M. Dúbrvská Institute of Robotics nd Cybernetics, Slovk University of Technology, Fculty of Electricl Engineering nd Informtion Technology

More information

(CATALYST GROUP) B"sic Electric"l Engineering

(CATALYST GROUP) Bsic Electricl Engineering (CATALYST GROUP) B"sic Electric"l Engineering 1. Kirchhoff s current l"w st"tes th"t (") net current flow "t the junction is positive (b) Hebr"ic sum of the currents meeting "t the junction is zero (c)

More information

Experiment 3: The research of Thevenin theorem

Experiment 3: The research of Thevenin theorem Experiment 3: The reserch of Thevenin theorem 1. Purpose ) Vlidte Thevenin theorem; ) Mster the methods to mesure the equivlent prmeters of liner twoterminl ctive. c) Study the conditions of the mximum

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

Understanding Basic Analog Ideal Op Amps

Understanding Basic Analog Ideal Op Amps Appliction Report SLAA068A - April 2000 Understnding Bsic Anlog Idel Op Amps Ron Mncini Mixed Signl Products ABSTRACT This ppliction report develops the equtions for the idel opertionl mplifier (op mp).

More information

& Y Connected resistors, Light emitting diode.

& Y Connected resistors, Light emitting diode. & Y Connected resistors, Light emitting diode. Experiment # 02 Ojectives: To get some hndson experience with the physicl instruments. To investigte the equivlent resistors, nd Y connected resistors, nd

More information

Mixed CMOS PTL Adders

Mixed CMOS PTL Adders Anis do XXVI Congresso d SBC WCOMPA l I Workshop de Computção e Aplicções 14 20 de julho de 2006 Cmpo Grnde, MS Mixed CMOS PTL Adders Déor Mott, Reginldo d N. Tvres Engenhri em Sistems Digitis Universidde

More information

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

EE Controls Lab #2: Implementing State-Transition Logic on a PLC Objective: EE 44 - Controls Lb #2: Implementing Stte-rnsition Logic on PLC ssuming tht speed is not of essence, PLC's cn be used to implement stte trnsition logic. he dvntge of using PLC over using hrdwre

More information

Design And Implementation Of Luo Converter For Electric Vehicle Applications

Design And Implementation Of Luo Converter For Electric Vehicle Applications Design And Implementtion Of Luo Converter For Electric Vehicle Applictions A.Mnikndn #1, N.Vdivel #2 ME (Power Electronics nd Drives) Deprtment of Electricl nd Electronics Engineering Sri Shkthi Institute

More information

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1) The slides contin revisited mterils from: Peter Mrwedel, TU Dortmund Lothr Thiele, ETH Zurich Frnk Vhid, University of liforni, Riverside Dtflow Lnguge Model Drsticlly different wy of looking t computtion:

More information

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine EE 438 Automtic Control Systems echnology bortory 5 Control of Seprtely Excited DC Mchine Objective: Apply proportionl controller to n electromechnicl system nd observe the effects tht feedbck control

More information

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates Bsic Logic Gtes : Computer Architecture I Boolen Algebr Instructor: Prof. Bhgi Nrhri Dept. of Computer Science Course URL: www.ses.gwu.edu/~bhgiweb/cs35/ Digitl Logic Circuits We sw how we cn build the

More information

Synchronous Machine Parameter Measurement

Synchronous Machine Parameter Measurement Synchronous Mchine Prmeter Mesurement 1 Synchronous Mchine Prmeter Mesurement Introduction Wound field synchronous mchines re mostly used for power genertion but lso re well suited for motor pplictions

More information

Geometric quantities for polar curves

Geometric quantities for polar curves Roerto s Notes on Integrl Clculus Chpter 5: Bsic pplictions of integrtion Section 10 Geometric quntities for polr curves Wht you need to know lredy: How to use integrls to compute res nd lengths of regions

More information

2 nd Order Transfer Functions

2 nd Order Transfer Functions nd Order Trnfer Function Imgry xi zeroe Tow-Thom Biqud Exmple EECS 47 Lecture 3: Second Order Trnfer Function B. Boer Imgry Axi Zero Shrpen trnition nd notch out terference High-p filter (HF) Bnd-reject

More information

REVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2.

REVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2. HAPTE 0 Sinusoidl Stedy-Stte Anlysis 42 EVIEW QUESTIONS 0. The voltge cross the cpcitor in Fig. 0.43 is: () 5 0 V () 7.07 45 V (c) 7.07 45 V (d) 5 45 V Ω 0.5 efer to the circuit in Fig. 0.47 nd oserve

More information

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability Interntionl Journl of cience, Engineering nd Technology Reserch (IJETR), olume 4, Issue 1, October 15 imultion of Trnsformer Bsed Z-ource Inverter to Obtin High oltge Boost Ability A.hnmugpriy 1, M.Ishwry

More information

Determine currents I 1 to I 3 in the circuit of Fig. P2.14. Solution: For the loop containing the 18-V source, I 1 = 0.

Determine currents I 1 to I 3 in the circuit of Fig. P2.14. Solution: For the loop containing the 18-V source, I 1 = 0. Prolem.14 Determine currents 1 to 3 in the circuit of Fig. P.14. 1 A 18 V Ω 3 A 1 8 Ω 1 Ω 7 Ω 4 Ω 3 Figure P.14: Circuit for Prolem.14. For the loop contining the 18-V source, Hence, 1 = 1.5 A. KCL t node

More information

TIME: 1 hour 30 minutes

TIME: 1 hour 30 minutes UNIVERSITY OF AKRON DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 4400: 34 INTRODUCTION TO COMMUNICATION SYSTEMS - Spring 07 SAMPLE FINAL EXAM TIME: hour 30 minutes INSTRUCTIONS: () Write your nme

More information

Solutions to exercise 1 in ETS052 Computer Communication

Solutions to exercise 1 in ETS052 Computer Communication Solutions to exercise in TS52 Computer Communiction 23 Septemer, 23 If it occupies millisecond = 3 seconds, then second is occupied y 3 = 3 its = kps. kps If it occupies 2 microseconds = 2 6 seconds, then

More information

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES Romn V. Tyshchuk Informtion Systems Deprtment, AMI corportion, Donetsk, Ukrine E-mil: rt_science@hotmil.com 1 INTRODUCTION During the considertion

More information

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator. Compred to genertors DC MOTORS Prepred by Engr. JP Timol Reference: Electricl nd Electronic Principles nd Technology The construction of d.c. motor is the sme s d.c. genertor. the generted e.m.f. is less

More information

Analysis of circuits containing active elements by using modified T - graphs

Analysis of circuits containing active elements by using modified T - graphs Anlsis of circuits contining ctive elements using modified T - grphs DALBO BOLEK *) nd EA BOLKOA**) Deprtment of Telecommunictions *) dioelectronics **) Brno Universit of Technolog Purknov 8, 6 Brno CECH

More information

Regular languages can be expressed as regular expressions.

Regular languages can be expressed as regular expressions. Regulr lnguges cn e expressed s regulr expressions. A generl nondeterministic finite utomton (GNFA) is kind of NFA such tht: There is unique strt stte nd is unique ccept stte. Every pir of nodes re connected

More information

EE247 Lecture 6. Frequency tuning for continuous-time filters

EE247 Lecture 6. Frequency tuning for continuous-time filters EE247 Lecture 6 Summary last lecture ontinuoustime filters Opamp MOSFET filters Opamp MOSFETR filters filters Frequency tuning for continuoustime filters Trimming via fuses Automatic onchip filter tuning

More information

Application Note. Differential Amplifier

Application Note. Differential Amplifier Appliction Note AN367 Differentil Amplifier Author: Dve n Ess Associted Project: Yes Associted Prt Fmily: CY8C9x66, CY8C7x43, CY8C4x3A PSoC Designer ersion: 4. SP3 Abstrct For mny sensing pplictions, desirble

More information

Vector Calculus. 1 Line Integrals

Vector Calculus. 1 Line Integrals Vector lculus 1 Line Integrls Mss problem. Find the mss M of very thin wire whose liner density function (the mss per unit length) is known. We model the wire by smooth curve between two points P nd Q

More information

Section 17.2: Line Integrals. 1 Objectives. 2 Assignments. 3 Maple Commands. 1. Compute line integrals in IR 2 and IR Read Section 17.

Section 17.2: Line Integrals. 1 Objectives. 2 Assignments. 3 Maple Commands. 1. Compute line integrals in IR 2 and IR Read Section 17. Section 7.: Line Integrls Objectives. ompute line integrls in IR nd IR 3. Assignments. Red Section 7.. Problems:,5,9,,3,7,,4 3. hllenge: 6,3,37 4. Red Section 7.3 3 Mple ommnds Mple cn ctully evlute line

More information

Lecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts.

Lecture 20. Intro to line integrals. Dan Nichols MATH 233, Spring 2018 University of Massachusetts. Lecture 2 Intro to line integrls Dn Nichols nichols@mth.umss.edu MATH 233, Spring 218 University of Msschusetts April 12, 218 (2) onservtive vector fields We wnt to determine if F P (x, y), Q(x, y) is

More information

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC User Mnul ntelligent nstlltion Systems A B 1 2 3 4 5 6 7 8 30 ma 30 ma n = AC Un = 230 V AC 30 ma 9 10 11 12 C ABB STOTZ-KONTAKT Appliction Softwre Current Vlue Threshold/1 Contents Pge 1 Device Chrcteristics...

More information

Summary Last Lecture

Summary Last Lecture EE247 Lecture 6 Summary last lecture ontinuoustime filters Opamp MOSFET filters Opamp MOSFETR filters filters Frequency tuning for continuoustime filters Trimming via fuses Automatic onchip filter tuning

More information

Lab 8. Speed Control of a D.C. motor. The Motor Drive

Lab 8. Speed Control of a D.C. motor. The Motor Drive Lb 8. Speed Control of D.C. motor The Motor Drive Motor Speed Control Project 1. Generte PWM wveform 2. Amplify the wveform to drive the motor 3. Mesure motor speed 4. Mesure motor prmeters 5. Control

More information

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter

Modeling of Conduction and Switching Losses in Three-Phase Asymmetric Multi-Level Cascaded Inverter Proceedings of the 5th WEA nt. onf. on Power ystems nd Electromgnetic omptibility, orfu, Greece, August 23-25, 2005 (pp176-181) Modeling of onduction nd witching Losses in Three-Phse Asymmetric Multi-Level

More information

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid Digitl Design Sequentil Logic Design -- Controllers Slides to ccompny the tetook Digitl Design, First Edition, y, John Wiley nd Sons Pulishers, 27. http://www.ddvhid.com Copyright 27 Instructors of courses

More information

Math Circles Finite Automata Question Sheet 3 (Solutions)

Math Circles Finite Automata Question Sheet 3 (Solutions) Mth Circles Finite Automt Question Sheet 3 (Solutions) Nickols Rollick nrollick@uwterloo.c Novemer 2, 28 Note: These solutions my give you the nswers to ll the prolems, ut they usully won t tell you how

More information

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator) Three-Phse Synchronous Mchines The synchronous mchine cn be used to operte s: 1. Synchronous motors 2. Synchronous genertors (Alterntor) Synchronous genertor is lso referred to s lterntor since it genertes

More information

Passive and Active DC Breakers in the Three Gorges-Changzhou HVDC Project

Passive and Active DC Breakers in the Three Gorges-Changzhou HVDC Project Pssive nd Active DC Brekers in the Three Gorges-Chngzhou HVDC Project Dg Andersson, Dr, nd Anders Henriksson, B.Sc.E.E, ABB, Sweden explined below) re Abstrct--A new type of DC breker, bsed on stndrd SF

More information

Engineer-to-Engineer Note

Engineer-to-Engineer Note Engineer-to-Engineer Note EE-297 Technicl notes on using Anlog Devices DSPs, processors nd development tools Visit our Web resources http://www.nlog.com/ee-notes nd http://www.nlog.com/processors or e-mil

More information

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM A ovel Bck EMF Zero Crossing Detection of Brushless DC Motor Bsed on PWM Zhu Bo-peng Wei Hi-feng School of Electricl nd Informtion, Jingsu niversity of Science nd Technology, Zhenjing 1003 Chin) Abstrct:

More information

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design ECE 27 Digitl Logic Shifters, Comprtors, Counters, Multipliers Digitl Design..7 Digitl Design Chpter : Slides to ccompny the textbook Digitl Design, First Edition, by Frnk Vhid, John Wiley nd Sons Publishers,

More information

URL (IET Digital Library):

URL (IET Digital Library): J. Beerten, S. D Arco nd J.A. Suul, Frequency-dependent cle modelling for smll-signl stility nlysis of VSC-HVDC systems, IET Genertion, Trnsmission & Distriution, vol, no. 6, Apr. 26, pp. 37-38. Digitl

More information

The Discussion of this exercise covers the following points:

The Discussion of this exercise covers the following points: Exercise 4 Bttery Chrging Methods EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the different chrging methods nd chrge-control techniques commonly used when chrging Ni-MI

More information

(1) Non-linear system

(1) Non-linear system Liner vs. non-liner systems in impednce mesurements I INTRODUCTION Electrochemicl Impednce Spectroscopy (EIS) is n interesting tool devoted to the study of liner systems. However, electrochemicl systems

More information

Electronic Circuits I - Tutorial 03 Diode Applications I

Electronic Circuits I - Tutorial 03 Diode Applications I Electronic Circuits I - Tutoril 03 Diode Applictions I -1 / 9 - T & F # Question 1 A diode cn conduct current in two directions with equl ese. F 2 When reverse-bised, diode idelly ppers s short. F 3 A

More information

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter Journl of Electrotechnology, Electricl Engineering nd Mngement (2017) Vol. 1, Number 1 Clusius Scientific Press, Cnd Fuzzy Logic Controller for Three Phse PWM AC-DC Converter Min Muhmmd Kml1,, Husn Ali2,b

More information

Translate and Classify Conic Sections

Translate and Classify Conic Sections TEKS 9.6 A.5.A, A.5.B, A.5.D, A.5.E Trnslte nd Clssif Conic Sections Before You grphed nd wrote equtions of conic sections. Now You will trnslte conic sections. Wh? So ou cn model motion, s in E. 49. Ke

More information

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009 Problem 1: Using DC Mchine University o North Crolin-Chrlotte Deprtment o Electricl nd Computer Engineering ECGR 4143/5195 Electricl Mchinery Fll 2009 Problem Set 4 Due: Thursdy October 8 Suggested Reding:

More information

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier

Area-Time Efficient Digit-Serial-Serial Two s Complement Multiplier Are-Time Efficient Digit-Seril-Seril Two s Complement Multiplier Essm Elsyed nd Htem M. El-Boghddi Computer Engineering Deprtment, Ciro University, Egypt Astrct - Multipliction is n importnt primitive

More information

Proposed Cable Tables for SAS2

Proposed Cable Tables for SAS2 Tle 50 Requirements for internl le ssemlies using SASDrive onnetors n kplnes. Requirement, Units 1,5 Gps 3Gps 6 Gps Bulk le or kplne:, Differentil impene ohm 100 ± 10 100 g Common-moe impene ohm 32,5 ±

More information

Control and Implementation of a New Modular Matrix Converter

Control and Implementation of a New Modular Matrix Converter 1 ontrol nd Implementtion of New Modulr Mtrix onverter S. ngkititrkul nd R. W. Erickson olordo Power Electronics enter University of olordo, oulder oulder, O 839425, US ngkitis@colordo.edu bstrct Implementtion

More information

Alternating-Current Circuits

Alternating-Current Circuits chpter 33 Alternting-Current Circuits 33.1 AC Sources 33.2 esistors in n AC Circuit 33.3 Inductors in n AC Circuit 33.4 Cpcitors in n AC Circuit 33.5 The LC Series Circuit 33.6 Power in n AC Circuit 33.7

More information

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type) ICs for Cssette, Cssette Deck ANN, ANN Puse Detection s of Rdio Cssette, Cssette Deck Overview The ANN nd the ANN re the puse detection integrted circuits which select the progrm on the cssette tpe. In

More information

Module 9. DC Machines. Version 2 EE IIT, Kharagpur

Module 9. DC Machines. Version 2 EE IIT, Kharagpur Module 9 DC Mchines Version EE IIT, Khrgpur esson 40 osses, Efficiency nd Testing of D.C. Mchines Version EE IIT, Khrgpur Contents 40 osses, efficiency nd testing of D.C. mchines (esson-40) 4 40.1 Gols

More information

Analog computation of wavelet transform coefficients in real-time Moreira-Tamayo, O.; Pineda de Gyvez, J.

Analog computation of wavelet transform coefficients in real-time Moreira-Tamayo, O.; Pineda de Gyvez, J. Anlog computtion of wvelet trnsform coefficients in rel-time Moreir-Tmyo, O.; Pined de Gyvez, J. Published in: IEEE Trnsctions on Circuits nd Systems. I, Fundmentl Theory nd Applictions DOI: 0.09/8.558443

More information

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett, Engineering: Elec 3509 Electronics II Instructor: Prof. Clvin Plett, emil cp@doe.crleton.c Objective: To study the principles, design nd nlysis of nlog electronic circuits. Description: In this course,

More information

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5 21.5 A 1.1GHz Chrge-Recovery Logic Visvesh Sthe, Jung-Ying Chueh, Mrios Ppefthymiou University of Michign, Ann Aror, MI Boost Logic is chrge-recovery circuit fmily cple of operting t GHz-clss frequencies

More information

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION Exercise 1-1 The Sine Wve EXERCISE OBJECTIVE When you hve completed this exercise, you will be fmilir with the notion of sine wve nd how it cn be expressed s phsor rotting round the center of circle. You

More information

High Speed On-Chip Interconnects: Trade offs in Passive Termination

High Speed On-Chip Interconnects: Trade offs in Passive Termination High Speed On-Chip Interconnects: Trde offs in Pssive Termintion Rj Prihr University of Rochester, NY, USA prihr@ece.rochester.edu Abstrct In this pper, severl pssive termintion schemes for high speed

More information

To provide data transmission in indoor

To provide data transmission in indoor Hittite Journl of Science nd Engineering, 2018, 5 (1) 25-29 ISSN NUMBER: 2148-4171 DOI: 10.17350/HJSE19030000074 A New Demodultor For Inverse Pulse Position Modultion Technique Mehmet Sönmez Osmniye Korkut

More information

This is a repository copy of Four-port diplexer for high Tx/Rx isolation for integrated transceivers.

This is a repository copy of Four-port diplexer for high Tx/Rx isolation for integrated transceivers. This is repository copy of Four-port diplexer for high Tx/Rx isoltion for integrted trnsceivers. White Rose Reserch Online URL for this pper: http://eprints.whiterose.c.uk/124000/ Version: Accepted Version

More information

Passive and Active Hybrid Integrated EMI Filters

Passive and Active Hybrid Integrated EMI Filters Pssive nd Active Hybrid Integrted EMI Filters J. Biel, A. Wirthmueller, R. Wespe, M.. Heldwein, J. W. Kolr Power Electronic Systems bortory Swiss Federl Institute of Technology Zurich, Switzerlnd Emil:

More information

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor

Three-Phase NPC Inverter Using Three-Phase Coupled Inductor ThreePhse NPC Inverter Using ThreePhse Coupled Inductor Romeu Husmnn 1, Rodrigo d Silv 2 nd Ivo Brbi 2 1 Deprtment of Electricl nd Telecommuniction Engineering, University of Blumenu FURB Blumenu SC Brzil,

More information

Mesh and Node Equations: More Circuits Containing Dependent Sources

Mesh and Node Equations: More Circuits Containing Dependent Sources Mesh nd Node Equtions: More Circuits Contining Dependent Sources Introduction The circuits in this set of problems ech contin single dependent source. These circuits cn be nlyzed using mesh eqution or

More information

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28. P U Z Z L E R If ll these pplinces were operting t one time, circuit reker would proly e tripped, preventing potentilly dngerous sitution. Wht cuses circuit reker to trip when too mny electricl devices

More information

388 SQUARE BASE TIME DELAY RELAYS

388 SQUARE BASE TIME DELAY RELAYS 3 SQURE SE TIME DELY RELYS "ON" OR "OFF" DELY FUNCTIONS EXTERNL RESISTNCE DJUSTLE ± 3 % REPETILITY DPDT, 2 MP File No. E52 IEC STNDRDS -- ND -5- LOW VOLTGE DIRECTIVE IEC = INTERNTIONL ELECTROTECHNICL COMMISSION

More information

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies 74 EEE TRANSACTONS ON POER ELECTRONCS, VOL. 3, NO. 2, APRL 988 A Comprison of Hlf-Bridge Resonnt Converter Topologies Abstrct-The hlf-bridge series-resonnt, prllel-resonnt, nd combintion series-prllel

More information

Network Theorems. Objectives 9.1 INTRODUCTION 9.2 SUPERPOSITION THEOREM

Network Theorems. Objectives 9.1 INTRODUCTION 9.2 SUPERPOSITION THEOREM M09_BOYL3605_13_S_C09.indd Pge 359 24/11/14 1:59 PM f403 /204/PH01893/9780133923605_BOYLSTAD/BOYLSTAD_NTRO_CRCUT_ANALYSS13_S_978013... Network Theorems Ojectives Become fmilir with the superposition theorem

More information

Study Guide # Vectors in R 2 and R 3. (a) v = a, b, c = a i + b j + c k; vector addition and subtraction geometrically using parallelograms

Study Guide # Vectors in R 2 and R 3. (a) v = a, b, c = a i + b j + c k; vector addition and subtraction geometrically using parallelograms Study Guide # 1 MA 26100 - Fll 2018 1. Vectors in R 2 nd R 3 () v =, b, c = i + b j + c k; vector ddition nd subtrction geometriclly using prllelogrms spnned by u nd v; length or mgnitude of v =, b, c,

More information

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12 9//2 Sequentil (2) ENGG5 st Semester, 22 Dr. Hden So Deprtment of Electricl nd Electronic Engineering http://www.eee.hku.hk/~engg5 Snchronous vs Asnchronous Sequentil Circuit This Course snchronous Sequentil

More information

Exponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces

Exponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces Americn Journl of Applied Sciences 6 (8): 1539-1547, 2009 ISSN 1546-9239 2009 Science Publictions Exponentil-Hyperbolic Model for Actul Operting Conditions of Three Phse Arc Furnces 1 Mhdi Bnejd, 2 Rhmt-Allh

More information

A Simple Approach to Control the Time-constant of Microwave Integrators

A Simple Approach to Control the Time-constant of Microwave Integrators 5 VOL., NO.3, MA, A Simple Approch to Control the Time-constnt of Microwve Integrtors Dhrmendr K. Updhyy* nd Rkesh K. Singh NSIT, Division of Electronics & Communiction Engineering New Delhi-78, In Tel:

More information

Ultra Low Cost ACCELEROMETER

Ultra Low Cost ACCELEROMETER Chip Scle Pckged Digitl Therml Orienttion Sensing Accelerometer MXC6226XC Document Version D Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D

More information

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005 EXPERIMENT 1 FUNDAMENTALS 1. GOALS : Lern how to develop cr lrm digitl circuit during which the following re introduced : CS2204 l fundmentls, nd

More information

Student Book SERIES. Patterns and Algebra. Name

Student Book SERIES. Patterns and Algebra. Name E Student Book 3 + 7 5 + 5 Nme Contents Series E Topic Ptterns nd functions (pp. ) identifying nd creting ptterns skip counting completing nd descriing ptterns predicting repeting ptterns predicting growing

More information

Novel Dragon Shape UHF RFID Tag Antenna

Novel Dragon Shape UHF RFID Tag Antenna Interntionl Journl of Electronics Engineering, 4 (), 0, pp. 3 9 Serils Publictions, ISSN : 0973-7383 Novel Drgon Shpe UHF RFID Tg Antenn T.G. Abo-Elng, E.A.F. Abdllh, H. El-Hennwy 3, Microstrip Dept.,

More information

Ultra Low Cost ACCELEROMETER

Ultra Low Cost ACCELEROMETER Chip Scle Pckged Fully Integrted Therml Accelerometer MXC622xXC Rev,A 8/19/2011 Pge 1 of 13 Fetures Generl Description Fully Integrted Therml Accelerometer X/Y Axis, 8 bit, Accelertion A/D Output (± 2g)

More information

Study on SLT calibration method of 2-port waveguide DUT

Study on SLT calibration method of 2-port waveguide DUT Interntionl Conference on Advnced Electronic cience nd Technology (AET 206) tudy on LT clibrtion method of 2-port wveguide DUT Wenqing Luo, Anyong Hu, Ki Liu nd Xi Chen chool of Electronics nd Informtion

More information

A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE

A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE Mster Thesis Division of Electronic Devices Deprtment of Electricl Engineering Linköping University y Timmy Sundström LITH-ISY-EX--05/3698--SE

More information

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR Electricity Electronics Bipolr Trnsistors MEASURE THE HARATERISTI URVES RELEVANT TO AN NPN TRANSISTOR Mesure the input chrcteristic, i.e. the bse current IB s function of the bse emitter voltge UBE. Mesure

More information

Wireless Power Transfer for Running EV Powering Using Multi-Parallel Segmented Rails

Wireless Power Transfer for Running EV Powering Using Multi-Parallel Segmented Rails Wireless Power Trnsfer for Running EV Powering Using Multi-Prllel Segmented Rils Ki Song, Chunbo Zhu School of Electricl Engineering nd Automtion Hrbin Institute of Technology Hrbin, Chin kisong@hit.edu.cn

More information

Dynamic Harmonic Modeling and Analysis of VSC-HVDC Systems

Dynamic Harmonic Modeling and Analysis of VSC-HVDC Systems AU Journl of Electricl Engineering AU J. Elec. Eng., 49()(27)3-38 DOI:.226/eej.26.86 Dynmic Hrmonic Modeling nd Anlysis of VSC-HVDC Systems E. Krmi*, M. Mdrigl2, G. B. Ghrehpetin 2 Deprtment of Electricl

More information

Example. Check that the Jacobian of the transformation to spherical coordinates is

Example. Check that the Jacobian of the transformation to spherical coordinates is lss, given on Feb 3, 2, for Mth 3, Winter 2 Recll tht the fctor which ppers in chnge of vrible formul when integrting is the Jcobin, which is the determinnt of mtrix of first order prtil derivtives. Exmple.

More information

Safety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501.

Safety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501. Sfety Rely Unit The Series Offers Complete Line-up of Compct Units. Four kinds of -mm wide Units re ville: A -pole model, -pole model, nd models with poles nd OFF-dely poles, s well s Two-hnd ler. Simple

More information

Module D1 Introduction to Distribution Systems

Module D1 Introduction to Distribution Systems D ntroduction to Distriution Systems 30 Module D ntroduction to Distriution Systems Primry Author: Gerld B. Shele, ow Stte University Emil Address: gshele@istte.edu Prerequisite Competencies: Stedy Stte

More information

EE247 Lecture 2. Butterworth Chebyshev I Chebyshev II Elliptic Bessel Group delay comparison example. EECS 247 Lecture 2: Filters

EE247 Lecture 2. Butterworth Chebyshev I Chebyshev II Elliptic Bessel Group delay comparison example. EECS 247 Lecture 2: Filters EE247 Lecture 2 Material covered today: Nomenclature Filter specifications Quality factor Frequency characteristics Group delay Filter types Butterworth Chebyshev I Chebyshev II Elliptic Bessel Group delay

More information

Substrate Integrated Evanescent Filters Employing Coaxial Stubs

Substrate Integrated Evanescent Filters Employing Coaxial Stubs Downloded from orbit.dtu.dk on: Jul 21, 2018 Substrte Integrted Evnescent Filters Employing Coxil Stubs Zhurbenko, Vitliy Published in: Progress in Electromgnetics Reserch C Publiction dte: 2015 Document

More information

DSP-based PLL-controlled khz 20 kw highfrequency induction heating system for surface hardening and welding applications

DSP-based PLL-controlled khz 20 kw highfrequency induction heating system for surface hardening and welding applications DSP-sed PLL-controlled 5 1 khz 2 kw highfrequency induction heting system for surfce hrdening nd welding pplictions N.S. Byındır, O. K.ukrer nd M. Ykup Astrct: A digitl signl processor (DSP)-sed phselocked

More information

EE247 - Lecture 2 Filters. EECS 247 Lecture 2: Filters 2005 H.K. Page 1. Administrative. Office hours for H.K. changed to:

EE247 - Lecture 2 Filters. EECS 247 Lecture 2: Filters 2005 H.K. Page 1. Administrative. Office hours for H.K. changed to: EE247 - Lecture 2 Filters Material covered today: Nomenclature Filter specifications Quality factor Frequency characteristics Group delay Filter types Butterworth Chebyshev I Chebyshev II Elliptic Bessel

More information

Power System Stability Enhancement By UPFC Based Power Oscillation Damping Controller

Power System Stability Enhancement By UPFC Based Power Oscillation Damping Controller Power System Stility Enhncement By Bsed Power Oscilltion Dmping r. Sntosh Kumr ripthi Associte Professor, Deprtment of Electricl Engineering, B.N. College of Engineering & echnology, Lucnow, Uttr Prdesh,

More information