Tones. EECS 247 Lecture 21: Oversampled ADC Implementation 2002 B. Boser 1. 1/512 1/16-1/64 b1. 1/10 1 1/4 1/4 1/8 k1z -1 1-z -1 I1. k2z -1.
|
|
- Walter Miller
- 5 years ago
- Views:
Transcription
1 Tones 5 th order Σ modulator DC inputs Tones Dither kt/c noise EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 th Order Modulator /5 /6-/64 b b b b X / /4 /4 /8 kz - -z - I kz - -z - I k3z - -z - I3 k4z - -z - I4 k5z - -z - I I_ I_ I_3 I_4 I_5 a a a3 a4 a5 a a / a3 / a4 /4 a5 /4 7 Q + / - Stable input range ~ Comparator Y see L_L5_sim.mdl and L_L5.m EECS 47 Lecture : Oversampled ADC Implementation B. Boser
2 Output Spectrum [dbwn] / Int. Noise [dbv] th Order Noise Shaping Tones at f s /-Nf in exceed input Output Spectrum Integrated Noise (3 averages) Frequency [Hz] x 5 Input:.V, sinusoid 5 point DFT 3 averages EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3 In-Band Noise Output Spectrum [dbwn] / Int. Noise [dbv] Output Spectrum Integrated Noise (3 averages) In-Band quantization noise: db! Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 4
3 Output Spectrum [dbwn] / Int. Noise [dbv] th Order Noise Shaping 5dB stopband attenuation needed to attenuate unwanted f s /-Nf in components down to the in-band quantization noise level Output Spectrum Integrated Noise (3 averages) Frequency [Hz] x 5 Input:.V, sinusoid 5 point DFT 3 averages EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 Out-of-Band vs In-Band Signals A digital (low-pass) filter with suitable coefficient precision can eliminate out-of-band quantization noise No filter can attenuate unwanted in-band components without attenuating the signal We ll spend some time making sure the components at f s /-Nf in will not mix down to the signal band But first, let s look at the modulator response to small DC inputs (or offset) EECS 47 Lecture : Oversampled ADC Implementation B. Boser 6
4 Output Spectrum [dbwn] / Int. Noise [dbv] Σ Tones Output Spectrum Integrated Noise (3 averages) 6kHz khz Frequency [Hz] x 4 mv DC input (V full-scale) Simulation technique: A random st input randomizes the noise and enables averaging. Without the small tones are not visible. EECS 47 Lecture : Oversampled ADC Implementation B. Boser 7 Limit Cycles Representing a DC term with a /+ pattern e.g Spectrum f s f s f s 3 K EECS 47 Lecture : Oversampled ADC Implementation B. Boser 8
5 Limit Cycles Fundamental f δ = f V DC s VDAC mv = 3MHz V = 6kHz Tone velocity df δ dv DC f = V s DAC = 3kHz/V EECS 47 Lecture : Oversampled ADC Implementation B. Boser 9 Σ Tones Output Spectrum [dbwn] / Int. Noise [dbv] kHz Output Spectrum Integrated Noise (3 averages) Frequency [Hz] x 6 EECS 47 Lecture : Oversampled ADC Implementation B. Boser
6 Σ Tones Tones follow the noise shape The fundamental of a tone that falls into a quantization noise null disappears V DC = V FB f f.5khz = V 3MHz = 3.5mV δ s EECS 47 Lecture : Oversampled ADC Implementation B. Boser Σ Tones Output Spectrum [dbwn] / Int. Noise [dbv] Output Spectrum Integrated Noise (3 averages) Frequency [Hz] x 4 3.5mV DC input EECS 47 Lecture : Oversampled ADC Implementation B. Boser
7 In-band tones look like signals Σ Tones Can be a big problems in some applications E.g. audio even tones with power below the quantization noise floor can be audible Tones near f s / can be aliased down into the signal band Since they are often strong, even a small alias can be a big problem We will look at mechanisms that alias tones in the next lecture First let s look at dither as a means to reduce or eliminate inband tones EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3 Dither DC inputs can of course be represented by many possible bit patterns Including some that are random but still average to the DC input The spectrum of such a sequence has no tones How can we get a SD modulator to produce such randomized sequences? EECS 47 Lecture : Oversampled ADC Implementation B. Boser 4
8 Dither The target DR for our audio SD is 6 Bits, or 98dB Let s choose the sampling capacitor such that it limits the dynamic range: = ( V ) 9.8 FS DR = kbt C kbt C = DR ( V ) FS k T B ( V) = 5.5pF v n = kbt C = 9µV EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 Dither Output Spectrum [dbwn] No dither With dither mv DC input Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 6
9 Dither Output Spectrum [dbwn] No dither With dither Frequency [Hz] x 6 Dither at an amplitude which buries the inband tones has virtually no effect on tones near f s / EECS 47 Lecture : Oversampled ADC Implementation B. Boser 7 kt/c Noise So far we ve looked at noise added to the input of the SD modulator, which is also the input of the first integrator Now let s add noise also to the input of the second integrator Let s assume a 4pF sampling capacitor This gives.4 x 3µV rms noise (two uncorrelated 3µV samples per clock) EECS 47 Lecture : Oversampled ADC Implementation B. Boser 8
10 kt/c Noise Output Spectrum [dbwn] / Int. Noise [dbv] No noise st Integrator nd Integrator Frequency [Hz] x 4 mv DC input Noise from nd integrator smaller than st integrator noise shaped Why? EECS 47 Lecture : Oversampled ADC Implementation B. Boser 9 kt/c Noise vn b b b b X kz - -z - I kz - -z - I k3z - -z - I3 k4z - -z - I4 k5z - -z - I I_ I_ I_3 I_4 I_5 a a a a a3 a3 a4 a4 a5 a5 7 Q Comparator Y Noise from st integrator is added directly to the input Noise from nd integrator is first-order noise shaped Noise from subsequent integrators is attenuated even further Especially for high oversampling ratios, only the first or integrators add significant thermal noise. This is true also for other imperfections. EECS 47 Lecture : Oversampled ADC Implementation B. Boser
11 Dither Output Spectrum [dbwn] / Int. Noise [dbv] No noise st Integrator nd Integrator Frequency [Hz] x 6 No practical amount of dither eliminates the tones near f s / EECS 47 Lecture : Oversampled ADC Implementation B. Boser Full-Scale Inputs With practical levels of thermal noise added, let s try a 5kHz sinusoidal input near full-scale (.3V) No distortion is visible in the spectrum -Bit modulators are intrinsically linear But tones exist at high frequencies to the oversampled modulator, a sinusoidal input looks like two slowly alternating DCs hence giving rise to limit cycles EECS 47 Lecture : Oversampled ADC Implementation B. Boser
12 Full-Scale Inputs 5 Output Spectrum [dbwn] -5 - Output Spectrum Integrated Noise (3 averages) Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3 Full-Scale Inputs 5 Output Spectrum [dbwn] -5 - Output Spectrum Integrated Noise (3 averages) Frequency [Hz] x 5 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 4
13 V ref Interference Dither successfully removes in-band tones that would corrupt the signal The high-frequency tones in the quantization noise spectrum will be removed by the digital filter following the modulator What if some of these strong tones are demodulated to the base-band before digital filtering? Why would this happen? EECS 47 Lecture : Oversampled ADC Implementation B. Boser 5 AM Modulation x (t) x (t) y(t) x x x ( t) = X cos( ωt) ( t) = X cos( ω t) X X ( t) x ( t) = [ cos( ω t + ω t) + cos( ω t ω t) ] EECS 47 Lecture : Oversampled ADC Implementation B. Boser 6
14 AM Modulation in DAC V ref y(t) DAC v(t) y V v ( t) ref = D out = V + mv f / square wave ( t) = y( t) = ± V ref s = fundamental +.5% of spectrum at f / s EECS 47 Lecture : Oversampled ADC Implementation B. Boser 7 AM Modulation in DAC D OUT spectrum V ref spectrum interferer convolution yields sum of red and green, mirrored tones and noise appear in band f s / f s EECS 47 Lecture : Oversampled ADC Implementation B. Boser 8
15 V ref Interference Output Spectrum [dbwn] dB ( db/db) V e-6v.v Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 9 V ref Interference Simulation are for specified amounts of f s / interference in the DAC reference As predicted interference demodulates the high-frequency tones Since the high frequency tones are strong, a small amount (µv) of interference suffices to create huge base-band tones Stronger interference (mv) rises the noise floor also Amplitude of demodulated tones is proportional to interference EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3
16 V ref Interference Output Spectrum [dbwn] V e-6v.v Frequency [Hz] x 4 Output Spectrum [dbwn] V e-6v.v Frequency [Hz] x 6 Symmetry of the spectra at f s / and DC confirm that this is AM modulation EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3 V ref Tone Velocity Output Spectrum [dbwn] V in V ref.5khz/mv = 6mV / mv.6v DC = V DC.V + mv f s / square wave Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 3
17 V ref Tone Velocity The velocity of AM demodulated tones is half that of the native tone Such differences help debugging of real silicon How clean does the reference have to be? EECS 47 Lecture : Oversampled ADC Implementation B. Boser 33 V ref Interference Output Spectrum [dbwn] / Int. Noise [dbv] Output Spectrum Integrated Noise (3 averages) Tone dominates noise floor w/o thermal noise Frequency [Hz] x 4 EECS 47 Lecture : Oversampled ADC Implementation B. Boser 34
18 V ref Interference db of clock-to-v ref isolation is not sufficient for digital audio applications Achieving this level of performance requires careful engineering Getting an accurate requirement is the first (and an essential) step See E. Swanson, N. Sooch, and D. Knapp, Method for Reducing Effects of Electrical Noise in Analog-to-Digital Converter, U.S. Patent , 988 for more ideas EECS 47 Lecture : Oversampled ADC Implementation B. Boser 35 Summary Our stage model can drive almost all capacitor sizing decisions Gain scaling kt/c noise Dither Dither removes effectively in-band tones Actual tonality determined by demodulation of limit cycles near f s / Next we will add relevant component imperfections, e.g. Real capacitors aren t perfect Real opamps aren t ideal We ll model nonlinearities in the Σ system next time EECS 47 Lecture : Oversampled ADC Implementation B. Boser 36
EE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Final exam: Date: Tues. Dec. 13 th Time: 12:3pm-3:3pm Location: 285 Cory Office hours this week: Tues: 2:3p to 3:3p Wed: 1:3p to 2:3p (extra) Thurs: 2:3p to 3:3p Closed
More informationEE247 Lecture 25. Oversampled ADCs (continued)
EE247 Lecture 25 Oversampled ADCs (continued) Higher order ΣΔ modulators Last lecture Cascaded ΣΔ modulators (MASH) (continued) Single-loop single-quantizer modulators with multi-order filtering in the
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationElectronic Noise. Analog Dynamic Range
Electronic Noise Dynamic range in the analog domain Resistor noise Amplifier noise Maximum signal levels Tow-Thomas Biquad noise example Implications on power dissipation EECS 247 Lecture 4: Dynamic Range
More informationEE247 Lecture 24. EE247 Lecture 24
EE247 Lecture 24 Administrative EE247 Final exam: Date: Wed. Dec. 15 th Time: -12:30pm-3:30pm- Location: 289 Cory Closed book/course notes No calculators/cell phones/pdas/computers Bring one 8x11 paper
More informationEE247 Lecture 27 Today:
EE247 Lecture 27 Today: ΣΔ Modulator (continued) Examples of systems utilizing analog-digital interface circuitry Acknowledgements EECS 247 Lecture 27: Oversampled ADCs Cont'd & Final Remarks 2005 H. K.
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationEE247 Lecture 27. EE247 Lecture 27
EE247 Lecture 27 Administrative EE247 Final exam: Date: Wed. Dec. 19 th Time: 12:30pm-3:30pm Location: 70 Evans Hall Extra office hours: Thurs. Dec. 13 th, 10:am2pm Closed course notes/books No calculators/cell
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationFrequency Domain Representation of Signals
Frequency Domain Representation of Signals The Discrete Fourier Transform (DFT) of a sampled time domain waveform x n x 0, x 1,..., x 1 is a set of Fourier Coefficients whose samples are 1 n0 X k X0, X
More informationDiscrete Fourier Transform
Discrete Fourier Transform The DFT of a block of N time samples {a n } = {a,a,a 2,,a N- } is a set of N frequency bins {A m } = {A,A,A 2,,A N- } where: N- mn A m = S a n W N n= W N e j2p/n m =,,2,,N- EECS
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationGábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25
Gábor C. Temes School of Electrical Engineering and Computer Science Oregon State University temes@ece.orst.edu 1/25 Noise Intrinsic (inherent) noise: generated by random physical effects in the devices.
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationDesign and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009
Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009 Introduction The first thing in design an ADC is select architecture of ADC that is depend on parameters like bandwidth, resolution,
More informationEE 230 Lecture 39. Data Converters. Time and Amplitude Quantization
EE 230 Lecture 39 Data Converters Time and Amplitude Quantization Review from Last Time: Time Quantization How often must a signal be sampled so that enough information about the original signal is available
More informationEE 435. Lecture 34. Spectral Performance Windowing Quantization Noise
EE 435 Lecture 34 Spectral Performance Windowing Quantization Noise . Review from last lecture. Are there any strategies to address the problem of requiring precisely an integral number of periods to use
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationMusic 270a: Fundamentals of Digital Audio and Discrete-Time Signals
Music 270a: Fundamentals of Digital Audio and Discrete-Time Signals Tamara Smyth, trsmyth@ucsd.edu Department of Music, University of California, San Diego October 3, 2016 1 Continuous vs. Discrete signals
More informationOversampling Converters
Oversampling Converters Behzad Razavi Electrical Engineering Department University of California, Los Angeles Outline Basic Concepts First- and Second-Order Loops Effect of Circuit Nonidealities Cascaded
More informationADC Clock Jitter Model, Part 1 Deterministic Jitter
ADC Clock Jitter Model, Part 1 Deterministic Jitter Analog to digital converters (ADC s) have several imperfections that effect communications signals, including thermal noise, differential nonlinearity,
More informationCMPT 318: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals
CMPT 318: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University January 16, 2006 1 Continuous vs. Discrete
More informationContinuous vs. Discrete signals. Sampling. Analog to Digital Conversion. CMPT 368: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals
Continuous vs. Discrete signals CMPT 368: Lecture 4 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University January 22,
More informationData Conversion Techniques (DAT115)
Data Conversion Techniques (DAT115) Hand in Report Second Order Sigma Delta Modulator with Interleaving Scheme Group 14N Remzi Yagiz Mungan, Christoffer Holmström [ 1 20 ] Contents 1. Task Description...
More informationLecture 390 Oversampling ADCs Part I (3/29/10) Page 390-1
Lecture 390 Oversampling ADCs Part I (3/29/0) Page 390 LECTURE 390 OVERSAMPLING ADCS PART I LECTURE ORGANIZATION Outline Introduction Deltasigma modulators Summary CMOS Analog Circuit Design, 2 nd Edition
More informationEqualization. Isolated Pulse Responses
Isolated pulse responses Pulse spreading Group delay variation Equalization Equalization Magnitude equalization Phase equalization The Comlinear CLC014 Equalizer Equalizer bandwidth and noise Bit error
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationSAMPLING THEORY. Representing continuous signals with discrete numbers
SAMPLING THEORY Representing continuous signals with discrete numbers Roger B. Dannenberg Professor of Computer Science, Art, and Music Carnegie Mellon University ICM Week 3 Copyright 2002-2013 by Roger
More information10. Chapter: A/D and D/A converter principles
Punčochář, Mohylová: TELO, Chapter 10: A/D and D/A converter principles 1 10. Chapter: A/D and D/A converter principles Time of study: 6 hours Goals: the student should be able to define basic principles
More informationNOISE IN SC CIRCUITS
ECE37 Advanced Analog Circuits Lecture 0 NOISE IN SC CIRCUITS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen Understanding of CMOS analog circuit
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationChapter 2: Digitization of Sound
Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued
More informationEE247 Lecture 16. EECS 247 Lecture 16: Data Converters- DAC Design & Intro. to ADCs 2009 Page 1
EE47 Lecture 6 D/A Converters (continued) Self calibration techniques Current copiers (last lecture) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationResidual Phase Noise Measurement Extracts DUT Noise from External Noise Sources By David Brandon and John Cavey
Residual Phase Noise easurement xtracts DUT Noise from xternal Noise Sources By David Brandon [david.brandon@analog.com and John Cavey [john.cavey@analog.com Residual phase noise measurement cancels the
More informationMaterials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and
CMOS Sigma-Delta Converters From Basics to State-of-the-Art Circuits and Errors Angel Rodríguez-Vázquez angel@imse.cnm.es Barcelona, 29-30 / Septiembre / 2010 Materials in this course have been contributed
More informationD100L Series. 100 Hz to 100 khz Low Noise Fixed Frequency. 4- and 8- Pole Low-Pass Filters
DL Series Hz to khz Low Noise Fixed Frequency 4- and 8- Pole Low-Pass Filters Description: DL Series filters are low noise and distortion 4- and 8-pole, Butterworth or Bessel fixed frequency low-pass filters.
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationLIMITATIONS IN MAKING AUDIO BANDWIDTH MEASUREMENTS IN THE PRESENCE OF SIGNIFICANT OUT-OF-BAND NOISE
LIMITATIONS IN MAKING AUDIO BANDWIDTH MEASUREMENTS IN THE PRESENCE OF SIGNIFICANT OUT-OF-BAND NOISE Bruce E. Hofer AUDIO PRECISION, INC. August 2005 Introduction There once was a time (before the 1980s)
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT DIFFERENTIAL INPUT DELTA SIGMA ADC LTC DESCRIPTION
LTC2433-1 DESCRIPTION Demonstration circuit 745 features the LTC2433-1, a 16-bit high performance Σ analog-to-digital converter (ADC). The LTC2433-1 features 0.12 LSB linearity, 0.16 LSB full-scale accuracy,
More informationHigh Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc.
High Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc. IN THIS NOTEBOOK Since designing a system that uses a high speed analog-todigital converter
More informationRadio Receiver Architectures and Analysis
Radio Receiver Architectures and Analysis Robert Wilson December 6, 01 Abstract This article discusses some common receiver architectures and analyzes some of the impairments that apply to each. 1 Contents
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More information6 Sampling. Sampling. The principles of sampling, especially the benefits of coherent sampling
Note: Printed Manuals 6 are not in Color Objectives This chapter explains the following: The principles of sampling, especially the benefits of coherent sampling How to apply sampling principles in a test
More informationLaboratory Assignment 5 Amplitude Modulation
Laboratory Assignment 5 Amplitude Modulation PURPOSE In this assignment, you will explore the use of digital computers for the analysis, design, synthesis, and simulation of an amplitude modulation (AM)
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 11: February 20, 2018 Data Converters, Noise Shaping Lecture Outline! Review: Multi-Rate Filter Banks " Quadrature Mirror Filters! Data Converters " Anti-aliasing
More informationNI PXI-4461 Specifications
NI PXI-446 Specifications Analog Input Input Characteristics This document lists specifications for the NI PXI-446 Dynamic Signal Acquisition (DSA) device. These specifications are typical at 5 C unless
More informationEE247 Lecture 14. To avoid having EE247 & EE 142 or EE290C midterms on the same day, EE247 midterm moved from Oct. 20 th to Thurs. Oct.
Administrative issues EE247 Lecture 14 To avoid having EE247 & EE 142 or EE29C midterms on the same day, EE247 midterm moved from Oct. 2 th to Thurs. Oct. 27 th Homework # 4 due on Thurs. Oct. 2 th H.K.
More informationUnderstanding PDM Digital Audio. Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc.
Understanding PDM Digital Audio Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc. Table of Contents Introduction... 3 Quick Glossary... 3 PCM... 3 Noise Shaping... 4 Oversampling... 5 PDM Microphones...
More informationData Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation
Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications
More informationElectronic circuits II Example set of questions Łódź 2013
(V) (V) (V) (V) Electronic circuits II Example set of questions Łódź 213 1) Explain difference between the noise and the distortion. 2) Explain difference between the noise and the interference. 3) Explain
More informationESE 531: Digital Signal Processing
ESE 531: Digital Signal Processing Lec 12: February 21st, 2017 Data Converters, Noise Shaping (con t) Lecture Outline! Data Converters " Anti-aliasing " ADC " Quantization " Practical DAC! Noise Shaping
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers
ADI 2006 RF Seminar Chapter II RF/IF Components and Specifications for Receivers 1 RF/IF Components and Specifications for Receivers Fixed Gain and Variable Gain Amplifiers IQ Demodulators Analog-to-Digital
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2015 Lecture #5 Bekkeng, 29.1.2015 Content Aliasing Nyquist (Sampling) ADC Filtering Oversampling Triggering Analog Signal Information
More informationECE 556 BASICS OF DIGITAL SPEECH PROCESSING. Assıst.Prof.Dr. Selma ÖZAYDIN Spring Term-2017 Lecture 2
ECE 556 BASICS OF DIGITAL SPEECH PROCESSING Assıst.Prof.Dr. Selma ÖZAYDIN Spring Term-2017 Lecture 2 Analog Sound to Digital Sound Characteristics of Sound Amplitude Wavelength (w) Frequency ( ) Timbre
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationDual-Channel Modulator ADM0D79*
a Dual-Channel Modulator ADM0D79* FEATURES High-Performance ADC Building Block Fifth-Order, 64 Times Oversampling Modulator with Patented Noise-Shaping Modulator Clock Rate to 3.57 MHz 103 db Dynamic Range
More informationANALOG-TO-DIGITAL CONVERTERS
ANALOG-TO-DIGITAL CONVERTERS Definition An analog-to-digital converter is a device which converts continuous signals to discrete digital numbers. Basics An analog-to-digital converter (abbreviated ADC,
More informationMODELING BAND-PASS SIGMA-DELTA MODULATORS IN SIMULINK
Vienna, AUSTRIA, 000, Septemer 5-8 MODELING BAND-PASS SIGMA-DELTA MODULATORS IN SIMULINK S. Brigati (), F. Francesconi (), P. Malcovati () and F. Maloerti (3) () Dep. of Electrical Engineering, University
More informationFinal Exam Spring 2012
1 EE 435 Final Exam Spring 2012 Name Instructions: This is an open-book, open-notes, open computer exam but no collaboration either personal or electronic with anyone except the course instructor is permitted.
More informationD94 Series. 1 Hz to 400 khz* Low Noise Fixed Frequency. 4 - Pole Single Power Supply Anti-Aliasing Low-Pass Filters
Hz to 400 khz* Low Noise Fixed Frequency Description: The D94 Series of small 4-pole fixed-frequency, precision active filters provide high performance linear active filtering in a compact package, with
More informationNoise Power Ratio for the GSPS
Noise Power Ratio for the GSPS ADC Marjorie Plisch 1 Noise Power Ratio (NPR) Overview Concept History Definition Method of Measurement Notch Considerations Theoretical Values RMS Noise Loading Level 2
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationOversampled ADC and PGA Combine to Provide 127-dB Dynamic Range
Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range By Colm Slattery and Mick McCarthy Introduction The need to measure signals with a wide dynamic range is quite common in the electronics
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationHigh Common-Mode Voltage, Programmable Gain Difference Amplifier AD628
High Common-Mode Voltage, Programmable Gain Difference Amplifier AD628 FEATURES FUNCTIONAL BLOCK DIAGRAM High common-mode input voltage range ±20 V at VS = ±5 V Gain range 0. to 00 Operating temperature
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More information2.4 A/D Converter Survey Linearity
2.4 A/D Converter Survey 21 mum and minimum power spectral density (PSD) levels. In the case of a single-channel receiver, this implies the gain control range of the VGA, while in a multi-channel receiver
More informationMultirate DSP, part 3: ADC oversampling
Multirate DSP, part 3: ADC oversampling Li Tan - May 04, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion code 92562
More information24-Bit, 312 ksps, 109 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764
24-Bit, 312 ksps, 19 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764 FEATURES High performance 24-bit - ADC 115 db dynamic range at 78 khz output data rate 19 db dynamic range at 312
More informationDifferential Amplifiers
Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems
More informationELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs)
ELG4139: Converters Analog to Digital Converters (ADCs) Digital to Analog Converters (DACs) Digital Output Dout 111 110 101 100 011 010 001 000 ΔV, V LSB V ref 8 V FS 4 V 8 ref 7 V 8 ref Analog Input V
More informationApplication Report. Art Kay... High-Performance Linear Products
Art Kay... Application Report SBOA0A June 2005 Revised November 2005 PGA309 Noise Filtering High-Performance Linear Products ABSTRACT The PGA309 programmable gain amplifier generates three primary types
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationD98 Series. 1 Hz to 400 khz* Low Noise Fixed Frequency. 8- Pole Single Power Supply Anti-Aliasing Low-Pass Filters
Hz to 400 khz* Low Noise Fixed Frequency Description: The D98 Series of small 8-pole fixed-frequency, precision active filters provide high performance linear active filtering in a compact package, with
More informationD92 Series. 1 Hz to 400 khz* Low Noise Fixed Frequency. 2 - Pole Single Power Supply Anti-Aliasing Low-Pass Filters
Hz to 400 khz* Low Noise Fixed Frequency Description: The D92 Series of small 2-pole fixed-frequency, precision active filters provide high performance linear active filtering in a compact package, with
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationA 2.5 V 109 db DR ADC for Audio Application
276 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.10, NO.4, DECEMBER, 2010 A 2.5 V 109 db DR ADC for Audio Application Gwangyol Noh and Gil-Cho Ahn Abstract A 2.5 V feed-forward second-order deltasigma
More informationExploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths
92 ECTI TRANSACTIONS ON ELECTRICAL ENG., ELECTRONICS, AND COMMUNICATIONS VOL.9, NO.1 February 2011 Exploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths Sarayut
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits Lecture INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS
More informationLaboratory Manual 2, MSPS. High-Level System Design
No Rev Date Repo Page 0002 A 2011-09-07 MSPS 1 of 16 Title High-Level System Design File MSPS_0002_LM_matlabSystem_A.odt Type EX -- Laboratory Manual 2, Area MSPS ES : docs : courses : msps Created Per
More informationExperiment No. 4 The LM 741 Operational Amplifier
Experiment No. 4 The LM 741 Operational Amplifier By: Prof. Gabriel M. Rebeiz The University of Michigan EECS Dept. Ann Arbor, Michigan The LM * 741 is the most widely used op-amp in the world due to its
More informationIntroduction. sig. ref. sig
Introduction A lock-in amplifier, in common with most AC indicating instruments, provides a DC output proportional to the AC signal under investigation. The special rectifier, called a phase-sensitive
More informationHideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT
Hideo Okawara s Mixed Signal Lecture Series DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT Verigy Japan October 008 Preface to the Series ADC and DAC are the most typical mixed signal devices.
More information6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers
6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott Bandwidth Constraints
More information