Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101)
|
|
|
- Rosa Carter
- 5 years ago
- Views:
Transcription
1 F:/Academic/22 Refer/WI/ACAD/10 SHRI RAMSWAROOP MEMORIAL COLLEGE OF ENGG. & MANAGEMENT (Following Paper-ID and Roll No. to be filled by the student in the Answer Book) PAPER ID: 3301 Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101) Time: 3 Hours Max. Marks: 100 Not e : 1. At t e m pt all s e c t ions. 2. As s um e s uit able dat a, whe re ne c e s s ary and s pe c ify. SECTION-A At t em p t (Q1 ) a t on e p la ce w it h a ll t h e p a rt s (1 )-(1 0) in t h e s a m e ord er Q1. Attempt all the parts of this question. All the parts carry equal marks. It contains Short answer type questions. [2 X 10 = 20 Marks] (1) At what value of applied voltage the forward current reaches to 2mA in a Si pn junction diode at room temperature for a leakage current of 50nA. (2) Compute TUF for a half-wave rectifier. (3) Temperature coefficient of avalanche diodes is positive. Explain this statement. (4) A 100V, 50Hz power supply is provided at the input of the full wave rectifier. Given R L =150Ω with a shunt capacitor of 1000 µf. Find the value of ripple factor. Mr. Vikrant Bhateja & Mr. A. K. Shukla Page 1 of 8
2 (5) The collector and base currents of a BJT are measured as I C =2mA, I B =50 µa and I CBO =2µA. Determine the value of β & I E at room temperature. (6) Define h fe and h ie for a BJT CE amplifier. (7) Calculate the output voltage, V 0 for the following Op-Amp Summer: V 1 = -1.0V, V 2 = 2.5V, V 3 = 3.5V; R 1 = 5KΩ, R 2 = 10K Ω, R 3 = 15K Ω, R f = 100KΩ. (8) Draw the circuit diagram for an Op-Amp used as: (a) Scale Changer; (b) Square Wave to Triangular Wave Converter. (9) Define Pinch-Off Voltage for JFET. (10) Mention briefly any four important differences between a BJT and a FET. SECTION-B Q2. Attempt any three parts of the following: [3 x 10 = 30 Marks] (a) (i) Differentiate between static and dynamic resistance of a pnjunction diode. How is average ac resistance a special case of dynamic resistance? (ii) Graphically discuss the variation of diode capacitance with the applied bias. (iii)determine the drop across each resistor in the following circuit: Mr. Vikrant Bhateja & Mr. A. K. Shukla Page 2 of 8
3 +15V 5.8K Si Ge 2.5K -5.0V [5+2+3] (b) (i) Construct the output characteristics for a BJT amplifier in CE configuration and indicate the various regions of operation. (ii) Draw the self bias circuit of BJT. Discuss in detail how stability is improved in this circuit. [3+7] (c) Write short notes on any five of the following: (i) BJT Emitter follower; (ii) Op-Amp Phase Inverter; (iii)jfet Drain characteristics; (iv) CMRR; (v) JFET Voltage variable resistor; (vi) Drain to source saturation current; (vii)op-amp Offset Voltage. [5X2] (d) (i) Discuss any five properties of an ideal Op-amp. (ii) Derive the expression for closed loop gain of an Op-Amp Non- Inverting amplifier. Draw the circuit diagram of an Op-Amp Voltage Follower. [5+4+1] (e) (i) Draw the block diagram of a CRO. (ii) Mention the basic principle of operation of CRO and some of its applications. [5+3+2] Mr. Vikrant Bhateja & Mr. A. K. Shukla Page 3 of 8
4 SECTION-C Attempt all questions. All questions carry equal marks. [5 x 10 = 50 Marks] Q3. Attempt any two parts: [2 x 5 = 10 Marks] (a) Determine the value of V L, I L, I Z, I R and P z in the following configuration. [1x5] (b) Determine V i and i dc in the following network for a given sinusoidal input signal of 60 Hz and a Si diode with internal resistance of 20Ω. Also estimate the rectification efficiency. [2+1+2] (c) Sketch the output v 0 for the given input voltage in the following network. Also name this circuit. [5] Mr. Vikrant Bhateja & Mr. A. K. Shukla Page 4 of 8
5 Q4. Attempt any two parts: [2 x 5 = 10 Marks] (a) Answer the following very briefly in reference to a BJT: (i) Mention the major difference between a unipolar and a bipolar device. (ii) How must the two transistor junctions be biased for proper transistor amplifier action? What is the name of this particular mode? (iii)which of the two transistor currents are relatively close in magnitude & why? (iv) Which of the transistor region is heavily doped and why? (v) What do you understand by Q-point? [1X5] (b) Determine I C, V E, V B and V C for the following circuit. Mr. Vikrant Bhateja & Mr. A. K. Shukla Page 5 of 8 [2+3]
6 (c) For an n-channel JFET, the experimentally measured data are as follows: For V GS = 2.5V, I D = 1.8 ma and for V GS = 5V, I D = 0.3 ma. Find I DSS and V P. Hence, trace the transfer characteristics. [2+3] Q5. Attempt any one part: [1 x 10 = 10 Marks] (a) A Ge transistor with β = 49 has a self biasing arrangement with V CC = 10 V, R C = 1 KΩ, V CE = 5 V, I C = 4.9 ma, V BE = 0.2V and the stability factor S is desired to be 10. Obtain the values of R 1, R 2 and R E to complete the design. [4+6] (b) For a CE amplifier circuit with h-parameters: h ie = 2 kω, h re = 6 x 10-4, h fe = 50, h oe = 25µ x A/V, Load resistance R L = 4 kω and Source resistance R S = 10 kω. Trace the small signal hybrid model and hence compute A V, A i, R i and R o. [2x5] Q6. Attempt any two parts: [2 x 5 = 10 Marks] (a) Determine the (i) Output Voltage; (ii) Closed Loop Voltage Gain (db); of the Op-Amp network shown in the figure below: [3+2] 56K 68K 12.0mV 2.2K 4.4K Vo Mr. Vikrant Bhateja & Mr. A. K. Shukla Page 6 of 8
7 (b) Calculate the Output Voltage (Vo) of the following network in terms of V a, V b & V c. Assume Op-Amp to be an ideal one. 12R +Va -2Vb 4R 2R - + Vo +2Vc 6R [5] (c) In the following FET configuration determine: I D, V GS, V DS and V P. [ ] Mr. Vikrant Bhateja & Mr. A. K. Shukla Page 7 of 8
8 Q7. Attempt any one part: [1 x 10 = 10 Marks] (a) Explain the operation of an n-channel Enhancement type MOSFET with appropriate structures & various characteristics curves (Drain & Transfer Curves). [5+5] (b) Draw the block diagram of digital multimeter. Mention its advantages and applications. [5+5] X Mr. Vikrant Bhateja & Mr. A. K. Shukla Page 8 of 8
9 F:/Academic/22 Refer/WI/ACAD/10 SHRI RAMSWAROOP MEMORIAL COLLEGE OF ENGG. & MANAGEMENT (Following Paper-ID and Roll No. to be filled by the student in the Answer Book) PAPER ID: 3301 Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101) Time: 3 Hours Max. Marks: 100 Not e : 1. At t e m pt all s e c t ions. 2. As s um e s uit able dat a, whe re ne c e s s ary and s pe c ify. SECTION-A At t em p t (Q1 ) a t on e p la ce w it h a ll t h e p a rt s (1 )-(1 0) in t h e s a m e ord er Q1. Attempt all the parts of this question. All the parts carry equal marks. It contains Short answer type questions. [2 X 10 = 20 Marks] (1) Compute the dynamic resistance for a Si diode at room temperature for an applied reverse bias of 0.28V for a leakage current of 50nA. (2) Compute rectification efficiency for a half-wave rectifier. (3) Temperature coefficient of zener diodes is negative. Explain this statement. (4) Determine the value of ripple factor for a C-Filter connected across a half wave rectifier with the following specifications: f=50hz, R L =1KΩ, C=500 µf. Mr. Vikrant Bhateja & Mr. A.K. Shukla Page 1 of 8
10 (5) Determine the values of I C and I CEO at a room temperature for a BJT with I B =15 µa, I CBO =2.5µA and β =90. (6) Define h re and h oe for a BJT CE amplifier. (7) Calculate the output voltage, V 0 for the following Op-Amp Subtractor: V 1 = 1V, V 2 = 2V; R 1 = R 2 = 5KΩ, R 3 = R f =1M. (8) Draw the circuit diagram for an Op-Amp used as: (a) Constant Gain Multiplier; (b) Triangular Wave to Square Wave Converter. (9) Define g m for a JFET. (10) Use Shockley s equation to deduce the expression for transconductance. SECTION-B Q2. Attempt any three parts of the following: [3 x 10 = 30 Marks] (a) (i) Differentiate between static and dynamic resistance of a pnjunction diode. How is average ac resistance a special case of dynamic resistance? (ii) Graphically discuss the variation of diode capacitance with the applied bias. (iii)determine the drop across each resistor in the following circuit: Mr. Vikrant Bhateja & Mr. A.K. Shukla Page 2 of 8
11 +15V 5.8K Si Ge 2.5K -5.0V [5+2+3] (b) (i) Construct the output characteristics for a BJT amplifier in CE configuration and indicate the various regions of operation. (ii) Draw the self bias circuit of BJT. Discuss in detail how stability is improved in this circuit. [3+7] (c) Write short notes on any five of the following: (i) BJT Emitter follower; (ii) Op-Amp Phase Inverter; (iii)jfet Drain characteristics; (iv) CMRR; (v) JFET Voltage variable resistor; (vi) Drain to source saturation current; (vii)op-amp Offset Voltage. [5X2] (d) (i) Discuss any five properties of an ideal Op-amp. (ii) Derive the expression for closed loop gain of an Op-Amp Non- Inverting amplifier. Draw the circuit diagram of an Op-Amp Voltage Follower. [5+4+1] (e) (i) Draw the block diagram of a CRO. (ii) Mention the basic principle of operation of CRO and some of its applications. [5+3+2] Mr. Vikrant Bhateja & Mr. A.K. Shukla Page 3 of 8
12 SECTION-C Attempt all questions. All questions carry equal marks. [5 x 10 = 50 Marks] Q3. Attempt any two parts: [2 x 5 = 10 Marks] (a) Determine the value of V L, I L, I Z, I R and P z in the following configuration. [1x5] (b) Determine V i and i dc in the following network for a given sinusoidal input signal of 60 Hz and a Si diode with internal resistance of 20Ω. Also estimate the rectification efficiency. [2+1+2] (c) Sketch the output v 0 for the given input voltage in the following network. Also name this circuit. [5] Mr. Vikrant Bhateja & Mr. A.K. Shukla Page 4 of 8
13 Q4. Attempt any two parts: [2 x 5 = 10 Marks] (a) Answer the following very briefly in reference to a BJT: (i) Mention the major difference between a unipolar and a bipolar device. (ii) How must the two transistor junctions be biased for proper transistor amplifier action? What is the name of this particular mode? (iii)which of the two transistor currents are relatively close in magnitude & why? (iv) Which of the transistor region is heavily doped and why? (v) What do you understand by Q-point? [1X5] (b) Determine I C, V E, V B and V C for the following circuit. Mr. Vikrant Bhateja & Mr. A.K. Shukla Page 5 of 8 [2+3]
14 (c) For an n-channel JFET, the experimentally measured data are as follows: For V GS = 2.5V, I D = 1.8 ma and for V GS = 5V, I D = 0.3 ma. Find I DSS and V P. Hence, trace the transfer characteristics. [2+3] Q5. Attempt any one part: [1 x 10 = 10 Marks] (a) A Ge transistor with β = 49 has a self biasing arrangement with V CC = 10 V, R C = 1 KΩ, V CE = 5 V, I C = 4.9 ma, V BE = 0.2V and the stability factor S is desired to be 10. Obtain the values of R 1, R 2 and R E to complete the design. [4+6] (b) For a CE amplifier circuit with h-parameters h ie = 2 kω, h re = 6 x 10-4, h fe = 50, h oe = 25µ x A/V, Load resistance R L = 4 kω and Source resistance R S = 10 kω. Trace the small signal hybrid model and hence compute A V, A i, R i and R o. [2x5] Q6. Attempt any two parts: [2 x 5 = 10 Marks] (a) Determine the (i) Output Voltage; (ii) Closed Loop Voltage Gain (db); of the Op-Amp network shown in the figure below: [3+2] 56K 68K 12.0mV 2.2K 4.4K Vo Mr. Vikrant Bhateja & Mr. A.K. Shukla Page 6 of 8
15 (b) Calculate the Output Voltage (Vo) of the following network in terms of V a, V b & V c. Assume Op-Amp to be an ideal one. 12R +Va -2Vb 4R 2R - + Vo +2Vc 6R [5] (c) In the following FET configuration determine: I D, V GS, V DS and V P. [ ] Mr. Vikrant Bhateja & Mr. A.K. Shukla Page 7 of 8
16 Q7. Attempt any one part: [1 x 10 = 10 Marks] (a) Explain the operation of an n-channel Enhancement type MOSFET with appropriate structures & various characteristics curves (Drain & Transfer Curves). [5+5] (b) Draw the block diagram of digital multimeter. Mention its advantages and applications. [5+5] X Mr. Vikrant Bhateja & Mr. A.K. Shukla Page 8 of 8
Code No: R Set No. 1
Code No: R05010204 Set No. 1 I B.Tech Supplimentary Examinations, Aug/Sep 2007 ELECTRONIC DEVICES AND CIRCUITS ( Common to Electrical & Electronic Engineering, Electronics & Communication Engineering,
R a) Draw and explain VI characteristics of Si & Ge diode. (8M) b) Explain the operation of SCR & its characteristics (8M)
SET - 1 1. a) Define i) transient capacitance ii) Diffusion capacitance (4M) b) Explain Fermi level in intrinsic and extrinsic semiconductor (4M) c) Derive the expression for ripple factor of Half wave
Code No: Y0221/R07 Set No. 1 I B.Tech Supplementary Examinations, Apr/May 2013 BASIC ELECTRONIC DEVICES AND CIRCUITS (Electrical & Electronics Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions
Paper-1 (Circuit Analysis) UNIT-I
Paper-1 (Circuit Analysis) UNIT-I AC Fundamentals & Kirchhoff s Current and Voltage Laws 1. Explain how a sinusoidal signal can be generated and give the significance of each term in the equation? 2. Define
FREQUENTLY ASKED QUESTIONS
FREQUENTLY ASKED QUESTIONS UNIT-1 SUBJECT : ELECTRONIC DEVICES AND CIRCUITS SUBJECT CODE : EC6202 BRANCH: EEE PART -A 1. What is meant by diffusion current in a semi conductor? (APR/MAY 2010, 2011, NOV/DEC
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC6202 ELECTRONIC DEVICES AND CIRCUITS
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC6202 ELECTRONIC DEVICES AND CIRCUITS UNIT-I - PN DIODEAND ITSAPPLICATIONS 1. What is depletion region in PN junction?
Scheme I Sample. : Second : Basic. Electronics : 70. Marks. Time: 3 Hrs. 2] b) State any. e) State any. Figure Definition.
![Scheme I Sample. : Second : Basic. Electronics : 70. Marks. Time: 3 Hrs. 2] b) State any. e) State any. Figure Definition.](/thumbs/96/128002629.jpg "Scheme I Sample. : Second : Basic. Electronics : 70. Marks. Time: 3 Hrs. 2] b) State any. e) State any. Figure Definition.")
Program Name Program Code Semester Course Title Scheme I Sample Question Paper : Diploma in Electronics Program Group : DE/EJ/IE/IS/ET/EN/EX : Second : Basic Electronics : 70 22216 Time: 3 Hrs. Instructions:
Phy 335, Unit 4 Transistors and transistor circuits (part one)
Mini-lecture topics (multiple lectures): Phy 335, Unit 4 Transistors and transistor circuits (part one) p-n junctions re-visited How does a bipolar transistor works; analogy with a valve Basic circuit
Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.
Analog Electronics BJT Structure The BJT has three regions called the emitter, base, and collector. Between the regions are junctions as indicated. The base is a thin lightly doped region compared to the
Federal Urdu University of Arts, Science & Technology Islamabad Pakistan THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB
THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB DEPARTMENT OF ELECTRICAL ENGINEERING Prepared By: Checked By: Approved By: Engr. Saqib Riaz Engr. M.Nasim Khan Dr.Noman Jafri Lecturer
BJT Amplifier. Superposition principle (linear amplifier)
BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited
SAMPLE FINAL EXAMINATION FALL TERM
ENGINEERING SCIENCES 154 ELECTRONIC DEVICES AND CIRCUITS SAMPLE FINAL EXAMINATION FALL TERM 2001-2002 NAME Some Possible Solutions a. Please answer all of the questions in the spaces provided. If you need
Bipolar Junction Transistor (BJT) Basics- GATE Problems
Bipolar Junction Transistor (BJT) Basics- GATE Problems One Mark Questions 1. The break down voltage of a transistor with its base open is BV CEO and that with emitter open is BV CBO, then (a) BV CEO =
IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)
ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET) LONG QUESTIONS (10 MARKS) 1. Draw the construction diagram and explain the working of P-Channel JFET. Also draw the characteristics curve and transfer
UNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
VALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM NAGAR, KATTANKULATHUR 60320 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK Academic Year: 2018 2019 Odd Semester Subject: EC8353 - ELECTRON DEVICES
Chapter 8. Field Effect Transistor
Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There
(a) BJT-OPERATING MODES & CONFIGURATIONS
(a) BJT-OPERATING MODES & CONFIGURATIONS 1. The leakage current I CBO flows in (a) The emitter, base and collector leads (b) The emitter and base leads. (c) The emitter and collector leads. (d) The base
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)
SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY) QUESTION BANK I YEAR B.Tech (II Semester) ELECTRONIC DEVICES (COMMON FOR EC102, EE104, IC108, BM106) UNIT-I PART-A 1. What are intrinsic and
INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad -500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Course Name : ELECTRONIC DEVICES AND CIRCUITS Course Code : A30404
Document Name: Electronic Circuits Lab. Facebook: Twitter:
Document Name: Electronic Circuits Lab www.vidyathiplus.in Facebook: www.facebook.com/vidyarthiplus Twitter: www.twitter.com/vidyarthiplus Copyright 2011-2015 Vidyarthiplus.in (VP Group) Page 1 CIRCUIT
MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)
Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs
Scheme Q.1 Attempt any SIX of following: 12-Total Marks a) Draw symbol NPN and PNP transistor. 2 M Ans: Symbol Of NPN and PNP BJT (1M each)
Q. No. WINTER 16 EXAMINATION (Subject Code: 17319) Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer
SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET
SEMICONDUCT ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS Class XII : PHYSICS WKSHEET 1. How is a n-p-n transistor represented symbolically? (1) 2. How does conductivity of a semiconductor change
GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER III EXAMINATION SUMMER 2013
Seat No.: Enrolment No. GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER III EXAMINATION SUMMER 2013 Subject Code: 131101 Date: 31-05-2013 Subject Name: Basic Electronics Time: 02.30 pm - 05.00 pm Total
SYLLABUS OSMANIA UNIVERSITY (HYDERABAD)
UNIT - 1 i SYLLABUS OSMANIA UNIVERSITY (HYDERABAD) JUNCTION DIODE Different Types of PN Junction Formation Techniques, PN Junction Characteristics, Biasing, Band Diagrams and Current Flow, Diode Current
EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices
EIE209 Basic Electronics Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
Unit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
Objective: To study and verify the functionality of a) PN junction diode in forward bias. Sl.No. Name Quantity Name Quantity 1 Diode
Experiment No: 1 Diode Characteristics Objective: To study and verify the functionality of a) PN junction diode in forward bias Components/ Equipments Required: b) Point-Contact diode in reverse bias Components
BJT Circuits (MCQs of Moderate Complexity)
BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r
Electronics I ELEC 311/1 BB. Final August 14, hours 6
Course Number Section Electronics I ELEC 311/1 BB Examination Date Time # of pages Final August 14, 2009 3 hours 6 Instructor(s) Dr.R. Raut M aterials allowed: No Yes X (Please specify) Calculators allowed:
(a) Current-controlled and (b) voltage-controlled amplifiers.
Fig. 6.1 (a) Current-controlled and (b) voltage-controlled amplifiers. Fig. 6.2 Drs. Ian Munro Ross (front) and G. C. Dacey jointly developed an experimental procedure for measuring the characteristics
UNIT 4 BIASING AND STABILIZATION
UNIT 4 BIASING AND STABILIZATION TRANSISTOR BIASING: To operate the transistor in the desired region, we have to apply external dec voltages of correct polarity and magnitude to the two junctions of the
4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)
4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.
CHADALAWADA RAMANAMMA ENGINEERING COLLEGE (AUTONOMOUS) Chadalawada Nagar, Renigunta Road, Tirupati
ELECTRONIC DEVICES AND CIRCUITS LABORATORY MANUAL Subject Code : 17CA04305 Regulations : R17 Class : III Semester (ECE) CHADALAWADA RAMANAMMA ENGINEERING COLLEGE (AUTONOMOUS) Chadalawada Nagar, Renigunta
UNIT I - TRANSISTOR BIAS STABILITY
UNIT I - TRANSISTOR BIAS STABILITY OBJECTIVE On the completion of this unit the student will understand NEED OF BIASING CONCEPTS OF LOAD LINE Q-POINT AND ITS STABILIZATION AND COMPENSATION DIFFERENT TYPES
F.Y. Diploma : Sem. II [DE/EJ/IE/IS/EE/MU/ET/EN/EX] Basic Electronics
![F.Y. Diploma : Sem. II [DE/EJ/IE/IS/EE/MU/ET/EN/EX] Basic Electronics](/thumbs/95/124107511.jpg "F.Y. Diploma : Sem. II [DE/EJ/IE/IS/EE/MU/ET/EN/EX] Basic Electronics")
F.Y. Diploma : Sem. II [DE/EJ/IE/IS/EE/MU/ET/EN/EX] Basic Electronics Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 70 Q.1 Attempt any FIE of the following : [10] Q.1(a) Draw the symbols for (i)
AE103 ELECTRONIC DEVICES & CIRCUITS DEC 2014
Q.2 a. State and explain the Reciprocity Theorem and Thevenins Theorem. a. Reciprocity Theorem: If we consider two loops A and B of network N and if an ideal voltage source E in loop A produces current
Lecture 3: Transistors
Lecture 3: Transistors Now that we know about diodes, let s put two of them together, as follows: collector base emitter n p n moderately doped lightly doped, and very thin heavily doped At first glance,
MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Summer 2016 EXAMINATIONS.
Summer 2016 EXAMINATIONS Subject Code: 17321 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the answer scheme. 2) The
SIR PADAMPAT SINGHANIA UNIVERSITY
SIR PADAMPAT SINGHANIA UNIVERSITY SCHOOL OF ENGINEERING BHATEWAR-3360 ELECTRONIC DEVICES AND CIRCUITS LABORATORY MANUAL DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING [[ Objective: ) P-N JUNCTION
UNIT I Introduction to DC & AC circuits
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code: Basic Electrical and Electronics Engineering (16EE207) Year & Sem: II-B.
PART-A UNIT I Introduction to DC & AC circuits
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : Basic Electrical and Electronics Engineering (16EE207)
EE LINEAR INTEGRATED CIRCUITS & APPLICATIONS
UNITII CHARACTERISTICS OF OPAMP 1. What is an opamp? List its functions. The opamp is a multi terminal device, which internally is quite complex. It is a direct coupled high gain amplifier consisting of
HOME ASSIGNMENT. Figure.Q3
HOME ASSIGNMENT 1. For the differential amplifier circuit shown below in figure.q1, let I=1 ma, V CC =5V, v CM = -2V, R C =3kΩ and β=100. Assume that the BJTs have v BE =0.7 V at i C =1 ma. Find the voltage
ELECTRONIC DEVICES AND CIRCUITS LABORATORY MANUAL FOR II / IV B.E (EEE): I - SEMESTER
ELECTRONIC DEVICES AND CIRCUITS LABORATORY MANUAL FOR II / IV B.E (EEE): I - SEMESTER DEPT. OF ELECTRICAL AND ELECTRONICS ENGINEERING SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU 534 007 ELECTRONIC DEVICES
II/IV B. TECH. DEGREE EXAMINATIONS, NOVEMBER Second Semester EC/EE ELECTRONIC CIRCUIT ANALYSIS. Time : Three Hours Max.
Total No. of Questions : 9] [Total No. of Pages : 02 B.Tech. II/ IV YEAR DEGREE EXAMINATION, APRIL/MAY - 2014 (Second Semester) EC/EE/EI Electronic Circuit Analysis Time : 03 Hours Maximum Marks : 70 Q1)
Practical Manual. Deptt.of Electronics &Communication Engg. (ECE)
Practical Manual LAB: BASICS OF ELECTRONICS 1 ST SEM.(CSE/CV) Deptt.of Electronics &Communication Engg. (ECE) RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)12302 Prepared By. Mr.SANDEEP KUMAR
Electronic Circuits II - Revision
Electronic Circuits II - Revision -1 / 16 - T & F # 1 A bypass capacitor in a CE amplifier decreases the voltage gain. 2 If RC in a CE amplifier is increased, the voltage gain is reduced. 3 4 5 The load
Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE
Electronic Circuits Junction Field-effect Transistors Dr. Manar Mohaisen Office: F208 Email: manar.subhi@kut.ac.kr Department of EECE Review of the Precedent Lecture Explain the Operation Class A Power
EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT
EXPERIMENT 5 CURRENT AND VOLTAGE CHARACTERISTICS OF BJT 1. OBJECTIVES 1.1 To practice how to test NPN and PNP transistors using multimeter. 1.2 To demonstrate the relationship between collector current
EE105 Fall 2015 Microelectronic Devices and Circuits
EE105 Fall 2015 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 11-1 Transistor Operating Mode in Amplifiers Transistors are biased in flat part of
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I. (Regulations 2013)
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I (Regulations 2013 UNIT-1 Part A 1. What is a Q-point? [N/D 16] The operating point also known as quiescent
Code: 9A Answer any FIVE questions All questions carry equal marks *****
II B. Tech II Semester (R09) Regular & Supplementary Examinations, April/May 2012 ELECTRONIC CIRCUIT ANALYSIS (Common to EIE, E. Con. E & ECE) Time: 3 hours Max Marks: 70 Answer any FIVE questions All
Small signal ac equivalent circuit of BJT
UNIT-2 Part A 1. What is an ac load line? [N/D 16] A dc load line gives the relationship between the q-point and the transistor characteristics. When capacitors are included in a CE transistor circuit,
CENTURION UNIVERSITY OF TECHNOLOGY AND MANAGEMENT SCHOOL OF ENGINEERING & TECHNOLOGYDEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING
CENTURION UNIVERSITY OF TECHNOLOGY AND MANAGEMENT SCHOOL OF ENGINEERING & TECHNOLOGYDEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ELECTRONIC DEVICES Section: ECE SEM: II PART-A 1. a) In a N-type
UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A
UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A 1. Why do we choose Q point at the center of the load line? 2. Name the two techniques used in the stability of the q point.explain. 3. Give the expression
Tutorial 2 BJTs, Transistor Bias Circuits, BJT Amplifiers FETs and FETs Amplifiers. Part 1: BJTs, Transistor Bias Circuits and BJT Amplifiers
Tutorial 2 BJTs, Transistor Bias Circuits, BJT Amplifiers FETs and FETs Amplifiers Part 1: BJTs, Transistor Bias Circuits and BJT Amplifiers 1. Explain the purpose of a thin, lightly doped base region.
Subject Code: Model Answer Page No: / N
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
Pg: 1 VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 Department of Electronics & Communication Engineering Regulation: 2013 Acadamic Year : 2015 2016 EC6304 Electronic Circuits I Question
Homework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering
Summary Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET A/Lectr. Khalid Shakir Dept. Of Electrical Engineering College of Engineering Maysan University Page 1-21 Summary The MOSFET The metal oxide
EC6202-ELECTRONIC DEVICES AND CIRCUITS YEAR/SEM: II/III UNIT 1 TWO MARKS. 1. Define diffusion current.
EC6202-ELECTRONIC DEVICES AND CIRCUITS YEAR/SEM: II/III UNIT 1 TWO MARKS 1. Define diffusion current. A movement of charge carriers due to the concentration gradient in a semiconductor is called process
Course Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor
Course Number Section Electronics ELEC 311 BB Examination Date Time # of pages Final August 12, 2005 Three hours 3 nstructor Dr. R. Raut M aterials allowed: No Yes X (Please specify) Calculators allowed:
OBJECTIVE TYPE QUESTIONS
OBJECTIVE TYPE QUESTIONS Q.1 The breakdown mechanism in a lightly doped p-n junction under reverse biased condition is called (A) avalanche breakdown. (B) zener breakdown. (C) breakdown by tunnelling.
Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier
Chapter 15 Goals ac-coupled multistage amplifiers including voltage gain, input and output resistances, and small-signal limitations. dc-coupled multistage amplifiers. Darlington configuration and cascode
PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS
PESIT BANGALORE SOUTH CAMPUS QUESTION BANK BASIC ELECTRONICS Sub Code: 17ELN15 / 17ELN25 IA Marks: 20 Hrs/ Week: 04 Exam Marks: 80 Total Hours: 50 Exam Hours: 03 Name of Faculty: Mr. Udoshi Basavaraj Module
Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester
WK 5 Reg. No. : Question Paper Code : 27184 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Time : Three hours Second Semester Electronics and Communication Engineering EC 6201 ELECTRONIC DEVICES
Three Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
Shankersinh Vaghela Bapu Institute of Technology
Shankersinh Vaghela Bapu Institute of Technology B.E. Semester III (EC) 131101: Basic Electronics INDEX Sr. No. Title Page Date Sign Grade 1 [A] To Study the V-I characteristic of PN junction diode. [B]
WINTER 14 EXAMINATION. Model Answer. 1) The answers should be examined by key words and not as word-to-word as given in the
WINTER 14 EXAMINATION Subject Code: 17213 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)
I E I C since I B is very small
Figure 2: Symbols and nomenclature of a (a) npn and (b) pnp transistor. The BJT consists of three regions, emitter, base, and collector. The emitter and collector are usually of one type of doping, while
Exam Model Answer. Question 1 (15 marks) Answer this question in the form of table. Choose the correct answer (only one answer is accepted).
Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year Communications. Answer all the following questions Illustrate your answers with sketches when necessary. The
Homework Assignment 12
Homework Assignment 12 Question 1 Shown the is Bode plot of the magnitude of the gain transfer function of a constant GBP amplifier. By how much will the amplifier delay a sine wave with the following
Field Effect Transistors
Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,
ECE-342 Test 1: Sep 27, :00-8:00, Closed Book. Name : SOLUTION
ECE-342 Test 1: Sep 27, 2011 6:00-8:00, Closed Book Name : SOLUTION All solutions must provide units as appropriate. Use the physical constants and data as provided on the formula sheet the last page of
Basic Electronics SYLLABUS BASIC ELECTRONICS. Subject Code : 15ELN15/25 IA Marks : 20. Hrs/Week : 04 Exam Hrs. : 03. Total Hrs. : 50 Exam Marks : 80
SYLLABUS BASIC ELECTRONICS Subject Code : /25 IA Marks : 20 Hrs/Week : 04 Exam Hrs. : 03 Total Hrs. : 50 Exam Marks : 80 Course objectives: The course objective is to make students of all the branches
MODEL ANSWER SUMMER 17 EXAMINATION 17319
MODEL ANSWER SUMMER 17 EXAMINATION 17319 Subject Title: Electronics Devices and Circuits. Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203. DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK SUBJECT : EC 6202 Electronic Devices and Circuits SEM / YEAR: III /
EC 6411 CIRCUITS AND SIMULATION INTEGRATED LABORATORY LABORATORY MANUAL INDEX EXPT.NO NAME OF THE EXPERIMENT PAGE NO 1 HALF WAVE AND FULL WAVE RECTIFIER 3 2 FIXED BIAS AMPLIFIER CIRCUIT USING BJT 3 BJT
QUESTION BANK SUBJECT: ELECTRONIC DEVICES AND CIRCUITS
QUESTION BANK SUBJECT: ELECTRONIC DEVICES AND CIRCUITS UNIT-I PN JUNCTION DIODE 1. Derive an expression for total diode current starting from Boltzmann relationship in terms of the applied voltage. Nov
EC1203: ELECTRONICS CIRCUITS-I UNIT-I TRANSISTOR BIASING PART-A
SHRI ANGALAMMAN COLLEGE OF ENGG & TECH., TRICHY 621105 (Approved by AICTE, New Delhi and Affiliated to Anna University Chennai/Trichy) ( ISO 9001:2008 Certified Institution) DEPARTMENT OF ELECTRONICS &
Downloaded from Downloaded from
IV SEMESTER FINAL EXAMINATION-2002 The figure in the margin indicates full marks. [i] (110111) 2 = (?) 16 [ii] (788) 10 = (?) 8 Q. [1] [a] Explain the types of extrinsic semiconductors with the help of
LINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
UNIT I PN JUNCTION DEVICES
UNIT I PN JUNCTION DEVICES 1. Define Semiconductor. 2. Classify Semiconductors. 3. Define Hole Current. 4. Define Knee voltage of a Diode. 5. What is Peak Inverse Voltage? 6. Define Depletion Region in
ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS
AV18-AFC ANALOG FUNDAMENTALS C Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS 1 ANALOG FUNDAMENTALS C AV18-AFC Overview This topic identifies the basic FET amplifier configurations and their principles of
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) PART - A
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code: Basic Electrical and Electronics Engineering (16EE207) Year & Sem: II-B.
Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET
Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. ISSUE NO. : ISSUE DATE: REV. NO. : REV. DATE : PAGE:
Each question is worth 2 points, except for problem 3, where each question is worth 5 points.
Name: Date: DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139 Spring Term 2007 Quiz 1 6.101 Introductory Analog Electronics
THE JFET. Script. Discuss the JFET and how it differs from the BJT. Describe the basic structure of n-channel and p -channel JFETs
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: Ist Year, Sem - IInd Subject: Electronics Paper No.: V Paper Title: Analog Circuits Lecture No.: 12 Lecture Title: Analog Circuits
MODULE-2: Field Effect Transistors (FET)
FORMAT-1B Definition: MODULE-2: Field Effect Transistors (FET) FET is a three terminal electronic device used for variety of applications that match with BJT. In FET, an electric field is established by
EC8351-ELECTRON DEVICES AND CIRCUITS TWO MARK QUESTIONS AND ANSWERS UNIT-I PN JUNCTION DEVICES
TWO MARK QUESTIONS AND ANSWERS UNIT-I PN JUNCTION DEVICES 1) Define semiconductor. Semiconductor is a substance, which has resistivity in between Conductors and insulators. Eg. Germanium, Silicon. 2) Define
Concepts to be Covered
Introductory Medical Device Prototyping Analog Circuits Part 2 Semiconductors, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Concepts to be Covered Semiconductors
VALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK III SEMESTER EC6202 - Electronic Devices and Circuits Regulation 2013
COURSE SCHEDULE SECTION. A (Room No: TP 301) B (Room No: TP 302) Hours Timings Hours Timings. Name of the staff Sec Office Office Hours Mail ID
SRM UNIVERSITY FACULTY OF ENGINEERING AND TECHNOLOGY SCHOOL OF ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT OF ECE COURSE PLAN Course Code : IT0201 Course Title : Electron Devices and Circuits
Field Effect Transistors (npn)
Field Effect Transistors (npn) gate drain source FET 3 terminal device channel e - current from source to drain controlled by the electric field generated by the gate base collector emitter BJT 3 terminal
PHYS 3152 Methods of Experimental Physics I E2. Diodes and Transistors 1
Part I Diodes Purpose PHYS 3152 Methods of Experimental Physics I E2. In this experiment, you will investigate the current-voltage characteristic of a semiconductor diode and examine the applications of
CHAPTER 3: BIPOLAR JUNCION TRANSISTOR DR. PHẠM NGUYỄN THANH LOAN
CHAPTER 3: BIPOLAR JUNCION TRANSISTOR DR. PHẠM NGUYỄN THANH LOAN Hanoi, 9/24/2012 Contents 2 Structure and operation of BJT Different configurations of BJT Characteristic curves DC biasing method and analysis
ELECTRONIC DEVICES AND CIRCUITS 2 Mark Questions Solved UNIT 1
ELECTRONIC DEVICES AND CIRCUITS 2 Mark Questions Solved UNIT 1 1. What is an ideal diode? An ideal diode is one which offers zero resistance when forward biased and infinite resistance when reverse biased.