Sub-12nm Optical Lithography with 4x Pitch Division and SMO-Lite
|
|
- Scott Heath
- 6 years ago
- Views:
Transcription
1 Sub-12nm Optical Lithography with 4x Pitch Division and SMO-Lite Michael C. Smayling* a, Koichiro Tsujita b, Hidetami Yaegashi c, Valery Axelrad d Tadashi Arai b, Kenichi Oyama c, Arisa Hara c a Tela Innovations, Inc., 485 Alberto Way, Suite 115, Los Gatos, CA, USA b Canon, Inc., 20-2, Kiyohara-Kogyodanchi, Utsunomiya-shi, Tochigi, Japan c Tokyo Electron, Ltd., 650 Mitsuzawa, Hosaka-cho, Nirasaki City, Yamanashi, Japan d Sequoia Design Systems, Inc., 137 Chapman Rd., Woodside, CA USA ABSTRACT The CMOS logic 22nm node is being done with single patterning and a highly regular layout style using Gridded Design Rules (GDR). Smaller nodes will require the same regular layout style but with multiple patterning for critical layers. A lines & cuts approach is being used to achieve good pattern fidelity and process margin, with extendibility to ~7nm.[1] In previous work, Design-Source-Mask Optimization (DSMO) has been demonstrated to be effective down to the 16nm node.[2,3,4,5] The transition from single- to double- and in some cases triple- patterning was evaluated for different layout styles, with highly regular layouts delaying the need for multiple-patterning compared to complex layouts. To address mask complexity and cost, OPC for the cut patterns was studied and relatively simple OPC was found to provide good quality metrics such as MEEF and DOF.[6,7] This is significant since mask data volumes of >500GB per layer are projected for pixelated masks created by complex OPC or inverse lithography; writing times for such masks are nearly prohibitive. In this study, we extend the scaling using SMO with simplified OPC in a technique called SMO Lite beyond 16nm. The same cut pattern is used for each set of simulations, with x and y locations for the cuts scaled for each node. The test block is a reasonably complex logic function with ~100k gates of combinatorial logic and flip-flops. Another approach for scaling the cut pattern has also been studied. This involves the use of a hole pitch division process to create a grid template combined with a relatively large selection pattern to create cuts at the desired grid locations. Experimental demonstration of the cut approach using SMO Lite and a grid template will be presented. Wafer results have been obtained at a line half-pitch of 20nm, which corresponds to the gate pitch at the 10nm node. Keywords: Low k 1, highly regular layout, gridded design rules, pitch division, spacer double patterning, lines and cuts, design source mask optimization (DSMO) *mike@tela-inc.com; phone ; fax
2 1. INTRODUCTION The >50 year era of continual improvement in photolithography optical resolution came to an abrupt end in The end of optical resolution scaling would have come several years sooner without the rapid introduction of immersion lithography which extended the roadmap.[10] Even with equipment improvements, k 1 has been decreasing for recent logic technology nodes. (k 1 is the fitting factor in the Rayleigh equation half-pitch = k 1 /NA.) To maintain pattern fidelity at k 1 values below ~0.6, resolution enhancement techniques (RET) such as optical proximity correction (OPC), off-axis illumination (OAI), and phase shift masks (PSM) have been introduced. For k 1 < 0.35, more regular layout has been used to achieve good pattern fidelity.[11,12,13,14] These regular patterns can be decomposed into lines and cuts to permit independent optimization of each part of the pattern. However, as shown in Figure 1, even for line patterns, pitch division will eventually be necessary. The cut and hole layers will eventually require multiple patterning, with the transition occurring at different nodes for different design layers. Figure 1. Metal-1 pitch for sub-22nm logic technology nodes. Pitch division can be done by multiple exposures, for example litho-etch-litho-etch (LELE), or through self-aligned processes such as spacer-double-patterning (SDP) or directed self-assembly (DSA). Of these candidates, SDP has been in volume production for several years and is currently being used in 2x-nm and 1x-nm memory products. For SDP, the initial line pattern can be done with dry or immersion optical lithography depending on the pattern pitch. LELE has not been adopted due to alignment requirements and etch CD requirements.
3 The cut pattern can be done optically with single exposures down to ~16nm, while multiple exposures will be needed for smaller nodes. E-beam direct-write is also a candidate for exposing the cut patterns, since the pattern density is relatively low, but today s single column systems do not have sufficient throughput for high volume manufacturing. Multiple-beam systems appear feasible and could become an alternative to multiple optical exposures at the right cost / throughput point. 2. MODELING AND SIMULATION The approach taken for cut simulation has been previously described for work done at 20nm and 16nm.[6,7] Using the Canon extensions to Sequoia Cell Designer (SCD) for SMO-Lite, the DSMO is done globally on a representative set of layout cells use in an SOC. Local corrections can then be applied on full block layouts using SMO-Lite. Simulations were carried out on cells from a logic block at the 11nm node. The metal-1 pitches were in a conventional 7:9 ratio with the gate pitches. The cut patterns had been previously run through DSMO at 20nm, but were further optimized for 11nm. Different optimization was used for the gridded template case and the double patterning case. The logic block test case is shown in Figure 2. The logic block contains ~100k CMOS transistors designed from standard cells and built by a conventional place-and-route design flow. Figure 2. Logic block with simulation window highlighted. For the template approach, pitch division was used to get a cut pattern grid with a 28nm half-pitch as shown in Figure 3a. The cut locations in the design were adjusted to fit the grid. A typical cut selection pattern is shown in Figure 3b. Figure 3. a. Cut pattern grid after pitch division. b. Cut selection pattern.
4 The selection pattern layout overlaid on a portion of the block layout is shown below in Figure 4. In this region, the selected cuts tended to fall along diagonal shapes. Figure 4. Cut selection overlaid on the design grid. Simulations were done for the cut selection pattern using annular illumination, a dose variation of ±5%, a mask edge placement of ±0.5nm, and a defocus of 0 to 50nm. OPC was done with the Sequoia Design Systems Cell Designer. The PV bands are shown in Figure 5. Since the final cut is a combination of the cut grid and the selection mask, regions with resist remaining in non-grid areas will not cause an undesired cut. Figure 5. Cut selection PV bands.
5 For the cut double patterning approach, dipole illumination was used. The PV bands covered dose variation of ±5%, mask edge placement of ±0.5nm, and defocus of 0 to 30nm. A 193i scanner with NA=1.30 was used with a 6% attenuated phase shift mask. The initial layout could not be patterned with double patterning; triple patterning was required as shown in Figure 6. The PV bands showed all three exposures had sufficient margin. However, this solution required an additional cut patterning step compared to our target of only two cut patterns. Figure 6. Cut pattern triple patterning coloring. As the term DSMO implies, the design is also part of the optimization process. The standard cells layouts were polished in troublesome locations. The improved layout was successfully colored with only two patterns as shown in Figure 7. The worst case NILS was 0.85 over the process space. Figure 7. Cut pattern double patterning coloring.
6 The shapes produced by the OPC step were simple rectangles. This approach has previously been shown to improve MEEF and has the potential to reduce mask cost.[6,7] Post patterning shrink was used to get to the final cut size of 16 x 40nm. 3. EXPERIMENTAL RESULTS Wafers were processed at the TEL research facilities, including patterning, deposition, etch, and metrology. Line patterns were created with 80nm pitch and reduced to 40nm pitch using SDP. The sequence of deposition and etching for SDP is well described in the literature.[8,9] The grid pattern was printed at 40nm half-pitch, then reduced to 28 nm half-pitch and finally 20nm half-pitch. A 6% attenuated phase-shift mask (apsm) with the design space previously described was used for the experimental work. Detailed mask measurements are not available to confirm MEEF; however, since simplified OPC was used, the mask complexity was relatively modest. For the template approach, cut selection exposures were done using a conventional light source with an annular illuminator; no custom illuminator using optical diffractive elements (ODE) or pixelated illuminator were used. The numerical aperture (NA) was set to 1.30 with no polarization. The sequence of steps from lines to finished pattern is shown in Figure 8. Figure 8. Process sequence for template approach to cut patterning. (final etched lines on the right) The wafer results for this process sequence are shown in Figure 9. The resist pattern is not simple, with many diagonal sections, but was resolved with the good fidelity shown. The cuts after etch are on-grid as expected and reflect the uniformity of the self-aligned process used to form the template. Figure 9. Cut selection pattern resist (left) and final etched line pattern (right).
7 The wafer results for the cut LELE double patterning are shown below in Figure 10. The post-etch results show good separation of line segments. In cuts spanning multiple lines, the cut width is slightly larger but within limits set by alignment tolerances. The line half-pitch is 20nm, representing the Gate layer at the 10nm node and the Metal-1 layer at the 12nm node. Figure 10. Cut pattern by LELE. The LELE exposure used an X-dipole illumination with Y-polarization. The post-opc cut shapes were simple rectangles with dimensions adjusted to achieve the final CD targets. 4. CONCLUSIONS The application of the 1D gridded design style has been extended to beyond the 12nm CMOS logic node. Two different approaches have been demonstrated to achieve the patterning of the cuts. Both the template approach and the LELE double patterning approach for cuts were successful. The cut patterns used in each case were tuned for that approach; however, the circuit functions were the same. For the template case, the design was revised to avoid triple patterning and allow double patterning with a good process window. We would like to thank the staff at TEL for the lengthy effort needed to fabricate and analyze the wafers; the staff at Canon for mask design, simulations, and analysis; Sequoia Design Systems for the use of Sequoia Cell Designer with enhancements, and Tela Innovations for their help in creating the design space. We appreciate the continued support of our executive management.
8 REFERENCES 1 Y. Borodovsky, Lithography 2009: Overview of Opportunities, SemiCon West (2009). 2 M.C. Smayling, V. Axelrad, K. Tsujita, H. Yaegashi, R. Nakayama, K. Oyama, Y. Gyoda, Sub-20nm Logic Lithography Optimization with Simple OPC and Multiple Pitch Division, Proc. of SPIE Adv. Litho., vol (2012). 3 P. De Bisschop, B. Laenens, K. Iwase, T. Yao, M. Dusa, M. C. Smayling, Joint-Optimization of Layout and Litho for SRAM and Logic towards the 20nm node using 193i, Proc. of SPIE Adv. Litho., vol (2011). 4 V. Axelrad, M.C. Smayling, 16nm with 193nm Immersion Lithography and Double Exposure, Proc. of SPIE Adv. Litho., vol (2010). 5 V. Axelrad, M.C. Smayling, K. Tsujita, Optical lithography applied to 20nm CMOS Logic and SRAM, Proc. of SPIE Adv. Litho., vol (2011). 6 K. Tsujita, M.C. Smayling, V. Axelrad, Y. Gyoda, R. Nakayama, Improvement of lithographic performance and reduction of mask cost by simple OPC, Proc. of SPIE Photomask Tech., vol (2012). 7 K. Tsujita, T. Arai, H. Ishii, Y. Gyoda, K. Takahashi, V. Axelrad, M.C. Smayling, Supreme lithographic performance by simple mask layout based on lithography and layout co-optimization, Proc. of SPIE Adv. Litho., vol (2011). 8 H. Yaegashi, The self-aligned Spacer DP process towards 11nm node and beyond, Lithography Workshop (2010). 9 H. Yaegashi, K. Oyama, S. Yamauchi, A. Hara, S. Natori, Overview: continuous evolution of double-patterning process, Proc. of SPIE Adv. Litho., vol (2012). 10 B.J. Lin, Immersion lithography and its impact on semiconductor manufacturing, Proc. of SPIE Adv. Litho., vol (2004). 11 M. C. Smayling, H. Y. Liu, L. Cai, Low k 1 logic design using gridded design rules, Proc. of SPIE Adv. Litho., vol (2008). 12 M. C. Smayling, Gridded Design Rules 1-D Design Enables Scaling of CMOS Logic, Nanochip Technology Journal, vol. 6(2), (2008). 13 M.C. Smayling, Cell-based aerial image analysis of design styles for 45 nanometer generation logic, Proc. of SPIE Adv. Litho., vol (2007). 14 M. C. Smayling, C. Bencher, H. D. Chen, H. Dai, M. P. Duane, APF pitch halving for 22nm logic cells using gridded design rules, Proc. of SPIE Adv. Litho., vol (2008).
16nm with 193nm Immersion Lithography and Double Exposure
16nm with 193nm Immersion Lithography and Double Exposure Valery Axelrad, Sequoia Design Systems, Inc. (United States) Michael C. Smayling, Tela Innovations, Inc. (United States) ABSTRACT Gridded Design
More informationSub-20nm Hybrid Lithography using Optical + Pitch-Division and e- Beam
Sub-20nm Hybrid Lithography using Optical + Pitch-Division and e- Beam J. Belledent 1, M. Smayling 2, J. Pradelles 1, P. Pimenta-Barros 1, S. Barnola 1, L. Mage 1, B. Icard 1, C. Lapeyre 1, S. Soulan 1,
More informationDecomposition difficulty analysis for double patterning and. the impact on photomask manufacturability
Decomposition difficulty analysis for double patterning and the impact on photomask manufacturability Yuichi Inazuki 1*, Nobuhito Toyama, Takaharu Nagai 1, Takanori Sutou 1, Yasutaka Morikawa 1, Hiroshi
More informationWhat s So Hard About Lithography?
What s So Hard About Lithography? Chris A. Mack, www.lithoguru.com, Austin, Texas Optical lithography has been the mainstay of semiconductor patterning since the early days of integrated circuit production.
More informationMultiple Patterning for Immersion Extension and EUV Insertion. Chris Bencher Distinguished Member of Technical Staff Applied Materials CTO group
Multiple Patterning for Immersion Extension and EUV Insertion Chris Bencher Distinguished Member of Technical Staff Applied Materials CTO group Abstract Multiple Patterning for Immersion Extension and
More informationAdvanced Patterning Techniques for 22nm HP and beyond
Advanced Patterning Techniques for 22nm HP and beyond An Overview IEEE LEOS (Bay Area) Yashesh A. Shroff Intel Corporation Aug 4 th, 2009 Outline The Challenge Advanced (optical) lithography overview Flavors
More informationOptical Microlithography XXVIII
PROCEEDINGS OF SPIE Optical Microlithography XXVIII Kafai Lai Andreas Erdmann Editors 24-26 February 2015 San Jose, California, United States Sponsored by SPIE Cosponsored by Cymer, an ASML company (United
More informationUpdate on 193nm immersion exposure tool
Update on 193nm immersion exposure tool S. Owa, H. Nagasaka, Y. Ishii Nikon Corporation O. Hirakawa and T. Yamamoto Tokyo Electron Kyushu Ltd. January 28, 2004 Litho Forum 1 What is immersion lithography?
More informationHolistic View of Lithography for Double Patterning. Skip Miller ASML
Holistic View of Lithography for Double Patterning Skip Miller ASML Outline Lithography Requirements ASML Holistic Lithography Solutions Conclusions Slide 2 Shrink Continues Lithography keeps adding value
More information(Complementary E-Beam Lithography)
Extending Optical Lithography with C E B L (Complementary E-Beam Lithography) July 13, 2011 4008 Burton Drive, Santa Clara, CA 95054 Outline Complementary Lithography E-Beam Complements Optical Multibeam
More informationComputational Lithography Requirements & Challenges for Mask Making. Naoya Hayashi, Dai Nippon Printing Co., Ltd
Computational Lithography Requirements & Challenges for Mask Making Naoya Hayashi, Dai Nippon Printing Co., Ltd Contents Introduction Lithography Trends Computational lithography options More Complex OPC
More informationMask Technology Development in Extreme-Ultraviolet Lithography
Mask Technology Development in Extreme-Ultraviolet Lithography Anthony Yen September 6, 2013 Projected End of Optical Lithography 2013 TSMC, Ltd 1976 1979 1982 1985 1988 1991 1994 1997 2000 2003 2007 2012
More informationMutually Optimizing Resolution Enhancement Techniques: Illumination, APSM, Assist Feature OPC, and Gray Bars
Mutually Optimizing Resolution Enhancement Techniques: Illumination, APSM, Assist Feature OPC, and Gray Bars Bruce W. Smith Rochester Institute of Technology, Microelectronic Engineering Department, 82
More informationOptical Lithography. Keeho Kim Nano Team / R&D DongbuAnam Semi
Optical Lithography Keeho Kim Nano Team / R&D DongbuAnam Semi Contents Lithography = Photolithography = Optical Lithography CD : Critical Dimension Resist Pattern after Development Exposure Contents Optical
More informationElectron Multi-Beam Technology for Mask and Wafer Direct Write. Elmar Platzgummer IMS Nanofabrication AG
Electron Multi-Beam Technology for Mask and Wafer Direct Write Elmar Platzgummer IMS Nanofabrication AG Contents 2 Motivation for Multi-Beam Mask Writer (MBMW) MBMW Tool Principles and Architecture MBMW
More informationDouble Patterning Combined with Shrink Technique to Extend ArF Lithography for Contact Holes to 22nm Node and Beyond
Double Patterning Combined with Shrink Technique to Extend ArF Lithography for Contact Holes to 22nm Node and Beyond Xiangqun Miao* a, Lior Huli b, Hao Chen a, Xumou Xu a, Hyungje Woo a, Chris Bencher
More informationLithography on the Edge
Lithography on the Edge David Medeiros IBM Prague, Czech Republic 3 October 009 An Edge A line where an something begins or ends: A border, a discontinuity, a threshold Scaling Trend End of an Era? 0000
More informationOptical Lithography. Here Is Why. Burn J. Lin SPIE PRESS. Bellingham, Washington USA
Optical Lithography Here Is Why Burn J. Lin SPIE PRESS Bellingham, Washington USA Contents Preface xiii Chapter 1 Introducing Optical Lithography /1 1.1 The Role of Lithography in Integrated Circuit Fabrication
More informationLithography. Development of High-Quality Attenuated Phase-Shift Masks
Lithography S P E C I A L Development of High-Quality Attenuated Phase-Shift Masks by Toshihiro Ii and Masao Otaki, Toppan Printing Co., Ltd. Along with the year-by-year acceleration of semiconductor device
More informationCopyright 2000, Society of Photo-Optical Instrumentation Engineers This paper was published in Optical Microlithography XIII, Volume 4000 and is made
Copyright 00, Society of Photo-Optical Instrumentation Engineers This paper was published in Optical Microlithography XIII, Volume 4000 and is made available as an electronic reprint with permission of
More informationCopyright 2004 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2004 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Emerging Lithographic Technologies VIII, SPIE Vol. 5374, pp. 1-8. It is made available
More informationProgresses in NIL Template Fabrication Naoya Hayashi
Progresses in NIL Template Fabrication Naoya Hayashi Electronic Device Operations Dai Nippon Printing Co., Ltd. Contents 1. Introduction Motivation NIL mask fabrication process 2. NIL mask resolution improvement
More informationBenefit of ArF immersion lithography in 55 nm logic device manufacturing
Benefit of ArF immersion lithography in 55 nm logic device manufacturing Takayuki Uchiyama* a, Takao Tamura a, Kazuyuki Yoshimochi a, Paul Graupner b, Hans Bakker c, Eelco van Setten c, Kenji Morisaki
More information5. Lithography. 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen
5. Lithography 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen References: Semiconductor Devices: Physics and Technology. 2 nd Ed. SM
More informationComputational Lithography
Computational Lithography An EDA Perspective Frank Schellenberg, Ph.D. Mentor Graphics 22nm SEMATECH Workshop 5/15/2008 22nm Optical Lithography 22nm with λ = 193nm Wow! Several processing options Double
More informationDSA and 193 immersion lithography
NIKON RESEARCH CORP. OF AMERICA DSA and 193 immersion lithography Steve Renwick Senior Research Scientist, Imaging Sol ns Technology Development Where the industry wants to go 2 Where we are now 193i e-beam
More informationASML, Brion and Computational Lithography. Neal Callan 15 October 2008, Veldhoven
ASML, Brion and Computational Lithography Neal Callan 15 October 2008, Veldhoven Chip makers want shrink to continue (based on the average of multiple customers input) 200 Logic DRAM today NAND Flash Resolution,
More informationimmersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk
immersion optics Immersion Lithography with ASML HydroLith by Bob Streefkerk For more than 25 years, many in the semiconductor industry have predicted the end of optical lithography. Recent developments,
More informationEUVL Scanners Operational at Chipmakers. Skip Miller Semicon West 2011
EUVL Scanners Operational at Chipmakers Skip Miller Semicon West 2011 Outline ASML s Lithography roadmap to support Moore s Law Progress on NXE:3100 (0.25NA) EUV systems Progress on NXE:3300 (0.33NA) EUV
More informationTWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm
TWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm SEMICON West, San Francisco July 14-18, 2008 Slide 1 The immersion pool becomes an ocean
More informationMICRO AND NANOPROCESSING TECHNOLOGIES
MICRO AND NANOPROCESSING TECHNOLOGIES LECTURE 4 Optical lithography Concepts and processes Lithography systems Fundamental limitations and other issues Photoresists Photolithography process Process parameter
More informationTECHNOLOGY ROADMAP 2006 UPDATE LITHOGRAPHY FOR
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2006 UPDATE LITHOGRAPHY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationEUVL getting ready for volume introduction
EUVL getting ready for volume introduction SEMICON West 2010 Hans Meiling, July 14, 2010 Slide 1 public Outline ASML s Lithography roadmap to support Moore s Law Progress on 0.25NA EUV systems Progress
More informationDouble Patterning Combined with Shrink Technique to Extend ArF Lithography for Contact Holes to 22nm Node and Beyond
Double Patterning Combined with Shrink Technique to Extend ArF Lithography for Contact Holes to 22nm Node and Beyond Juliet Xiangqun Miao, Lior Huli b, Hao Chen, Xumou Xu, Hyungje Woo, Chris Bencher, Jen
More informationLithography in our Connected World
Lithography in our Connected World SEMI Austin Spring Forum TOP PAN P R INTING CO., LTD MATER IAL SOLUTIONS DIVISION Toppan Printing Co., LTD A Broad-Based Global Printing Company Foundation: January 17,
More informationTutor43.doc; Version 8/15/03 T h e L i t h o g r a p h y E x p e r t (November 2003)
Tutor43.doc; Version /15/03 T h e L i t h o g r a p h y E x p e r t (November 2003) Scattering Bars Chris A. Mack, KLA-Tencor, FINLE Division, Austin, Texas Resolution enhancement technologies refer to
More information450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D
450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology
More informationTHE CHARACTERIZATION OF CHROMELESS PHASE SHIFT MASK TECHNIQUE FOR SUB-45NM LITHOGRAPHY TAN SOON YOENG
THE CHARACTERIZATION OF CHROMELESS PHASE SHIFT MASK TECHNIQUE FOR SUB-45NM LITHOGRAPHY TAN SOON YOENG NATIONAL UNIVERSITY OF SINGAPORE 2008 THE CHARACTERIZATION OF CHROMELESS PHASE SHIFT MASK TECHNIQUE
More informationNext-generation DUV light source technologies for 10nm and below
Next-generation DUV light source technologies for 10nm and below Ted Cacouris, Greg Rechtsteiner, Will Conley Cymer LLC, 17075 Thornmint Court, San Diego, CA 92127 ABSTRACT Multi-patterning techniques
More informationMulti-Beam activity from the 1980s. Apr 18, 2013 Panel Discussion Photomask Japan 2013
Multi-Beam activity from the 1980s 1 Panel Discussion Multi-Beam Mask Writer Hans Loeschner IMS Nanofabrication AG Vienna, Austria Jiun Sonja (1718-1805) Buji Kore Kinin Only those who live simply, live
More informationMirror-based pattern generation for maskless lithography
Microelectronic Engineering 73 74 (2004) 42 47 www.elsevier.com/locate/mee Mirror-based pattern generation for maskless lithography William G. Oldham *, Yashesh Shroff EECS Department, University of California,
More informationToward 5nm node ; Untoward Scaling with Multi-patterning
1 st International Symposium on DSA Toward 5nm node ; Untoward Scaling with Multi-patterning 27 th OCT 2015 H. Yaegashi Chief Engineer Tokyo Electron Limited Down-caling trend towards N5 N20 N14 N10 N7
More informationExtending SMO into the lens pupil domain
Extending SMO into the lens pupil domain Monica Kempsell Sears*, Germain Fenger, Julien Mailfert, Bruce Smith Rochester Institute of Technology, Microsystems Engineering, 77 Lomb Memorial Drive, Rochester,
More informationIntel's 65 nm Logic Technology Demonstrated on 0.57 µm 2 SRAM Cells
Intel's 65 nm Logic Technology Demonstrated on 0.57 µm 2 SRAM Cells Mark Bohr Intel Senior Fellow Director of Process Architecture & Integration Intel 1 What are We Announcing? Intel has fabricated fully-functional
More informationOptical Maskless Lithography - OML
Optical Maskless Lithography - OML Kevin Cummings 1, Arno Bleeker 1, Jorge Freyer 2, Jason Hintersteiner 1, Karel van der Mast 1, Tor Sandstrom 2 and Kars Troost 1 2 1 slide 1 Outline Why should you consider
More informationLithography Simulation Tools Needed for 22nm HP and Beyond. Chris Mack
Lithography Simulation Tools Needed for 22nm HP and Beyond Chris Mack www.lithoguru.com Slicing the Pie Simulation Tool Characteristics Precision Accuracy Capabilities (speed, features) Simulation Tool
More informationResults of Proof-of-Concept 50keV electron multi-beam Mask Exposure Tool (emet POC)
Results of Proof-of-Concept 50keV electron multi-beam Mask Exposure Tool (emet POC) Elmar Platzgummer *, Christof Klein, and Hans Loeschner IMS Nanofabrication AG Schreygasse 3, A-1020 Vienna, Austria
More informationFrom ArF Immersion to EUV Lithography
From ArF Immersion to EUV Lithography Luc Van den hove Vice President IMEC Outline Introduction 193nm immersion lithography EUV lithography Global collaboration Conclusions Lithography is enabling 1000
More informationReducing Proximity Effects in Optical Lithography
INTERFACE '96 This paper was published in the proceedings of the Olin Microlithography Seminar, Interface '96, pp. 325-336. It is made available as an electronic reprint with permission of Olin Microelectronic
More informationINTERNATIONAL TECHNOLOGY ROADMAP LITHOGRAPHY FOR SEMICONDUCTORS 2009 EDITION
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2009 EDITION LITHOGRAPHY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationTECHNOLOGY ROADMAP 2005 EDITION LITHOGRAPHY FOR
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2005 EDITION LITHOGRAPHY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationDevelopment of Nanoimprint Mold Using JBX-9300FS
Development of Nanoimprint Mold Using JBX-9300FS Morihisa Hoga, Mikio Ishikawa, Naoko Kuwahara Tadahiko Takikawa and Shiho Sasaki Dai Nippon Printing Co., Ltd Research & Development Center Electronic Device
More informationComparative Study of Binary Intensity Mask and Attenuated Phase Shift Mask using Hyper-NA Immersion Lithography for Sub-45nm Era
Comparative Study of Binary Intensity Mask and Attenuated Phase Shift Mask using Hyper-NA Immersion Lithogr for Sub-45nm Era Tae-Seung Eom*, Jun-Taek Park, Sarohan Park, Sunyoung Koo, Jin-Soo Kim, Byoung-Hoon
More informationImaging across the world. Hiroshi Matsumoto, Munehiro Ogasawara and Kiyoshi Hattori April 18 th, 2013
Imaging across the world PMJ 213 Panel Discussion Challenges for future EB mask writers Hiroshi Matsumoto, Munehiro Ogasawara and Kiyoshi Hattori April 18 th, 213 vs. pixelated gray beam Two shaping apertures
More informationECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline
ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography Prof. James J. Q. Lu Bldg. CII, Rooms 6229 Rensselaer Polytechnic Institute Troy, NY 12180 Tel. (518)276 2909 e mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationImproving registration metrology by correlation methods based on alias-free image simulation
Improving registration metrology by correlation methods based on alias-free image simulation D. Seidel a, M. Arnz b, D. Beyer a a Carl Zeiss SMS GmbH, 07745 Jena, Germany b Carl Zeiss SMT AG, 73447 Oberkochen,
More informationUV Nanoimprint Stepper Technology: Status and Roadmap. S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008
UV Nanoimprint Stepper Technology: Status and Roadmap S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008 Overview Introduction Stepper technology status: Patterning and CD Control Through Etch Alignment
More informationTECHNOLOGY ROADMAP 2011 EDITION LITHOGRAPHY FOR
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2011 EDITION LITHOGRAPHY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationLight Source Technology Advances to Support Process Stability and Performance Predictability for ArF Immersion Double Patterning
Light Source Technology Advances to Support Process Stability and Performance Predictability for ArF Immersion Double Patterning Ivan Lalovic, Rajasekhar Rao, Slava Rokitski, John Melchior, Rui Jiang,
More informationImec pushes the limits of EUV lithography single exposure for future logic and memory
Edition March 2018 Semiconductor technology & processing Imec pushes the limits of EUV lithography single exposure for future logic and memory Imec has made considerable progress towards enabling extreme
More informationLecture 5. Optical Lithography
Lecture 5 Optical Lithography Intro For most of microfabrication purposes the process (e.g. additive, subtractive or implantation) has to be applied selectively to particular areas of the wafer: patterning
More informationImaging for the next decade
Imaging for the next decade Martin van den Brink Executive Vice President Products & Technology IMEC Technology Forum 2009 3 June, 2009 Slide 1 Congratulations! ASML and years of making chips better Slide
More informationSynthesis of projection lithography for low k1 via interferometry
Synthesis of projection lithography for low k1 via interferometry Frank Cropanese *, Anatoly Bourov, Yongfa Fan, Andrew Estroff, Lena Zavyalova, Bruce W. Smith Center for Nanolithography Research, Rochester
More informationLecture 7. Lithography and Pattern Transfer. Reading: Chapter 7
Lecture 7 Lithography and Pattern Transfer Reading: Chapter 7 Used for Pattern transfer into oxides, metals, semiconductors. 3 types of Photoresists (PR): Lithography and Photoresists 1.) Positive: PR
More informationDesign Rules for Silicon Photonics Prototyping
Design Rules for licon Photonics Prototyping Version 1 (released February 2008) Introduction IME s Photonics Prototyping Service offers 248nm lithography based fabrication technology for passive licon-on-insulator
More informationPupil wavefront manipulation for optical nanolithography
Pupil wavefront manipulation for optical nanolithography Monica Kempsell Sears a *, Joost Bekaert b, Bruce W. Smith a a RIT, Microsystems Engineering, 77 Lomb Memorial Drive, Rochester, NY 14623 b IMEC
More informationEvaluation of Technology Options by Lithography Simulation
Evaluation of Technology Options by Lithography Simulation Andreas Erdmann Fraunhofer IISB, Erlangen, Germany Semicon Europe, Dresden, October 12, 2011 Outline Introduction: Resolution limits of optical
More information22nm node imaging and beyond: a comparison of EUV and ArFi double patterning
22nm node imaging and beyond: a comparison of EUV and ArFi double patterning ASML: Eelco van Setten, Orion Mouraille, Friso Wittebrood, Mircea Dusa, Koen van Ingen-Schenau, Jo Finders, Kees Feenstra IMEC:
More informationLithography. International SEMATECH: A Focus on the Photomask Industry
Lithography S P E C I A L International SEMATECH: A Focus on the Photomask Industry by Wally Carpenter, International SEMATECH, Inc. (*IBM Corporation Assignee) It is well known that the semiconductor
More informationStatus and Challenges for Multibeam DW lithography. L. PAIN CEA - LETI Silicon Technology Department
Status and Challenges for Multibeam DW lithography L. PAIN CEA - LETI Silicon Technology Department Outline Introduction Challenges Current program status KLA-TENCOR MAPPER Demonstration capability IMAGINE
More informationEffects of grid-placed contacts on circuit performance
Title Effects of grid-placed contacts on circuit performance Author(s) Wang, J; Wong, AKK Citation Cost and Performance in Integrated Circuit Creation, Santa Clara, California, USA, 27-28 February 2003,
More informationCopyright 2002 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 22 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Optical Microlithography XV, SPIE Vol. 4691, pp. 98-16. It is made available as an
More informationBeyond Immersion Patterning Enablers for the Next Decade
Beyond Immersion Patterning Enablers for the Next Decade Colin Brodsky Manager and Senior Technical Staff Member Patterning Process Development IBM Semiconductor Research & Development Center Hopewell
More informationOPC Rectification of Random Space Patterns in 193nm Lithography
OPC Rectification of Random Space Patterns in 193nm Lithography Mosong Cheng, Andrew Neureuther, Keeho Kim*, Mark Ma*, Won Kim*, Maureen Hanratty* Department of Electrical Engineering and Computer Sciences
More informationMICROCHIP MANUFACTURING by S. Wolf
MICROCHIP MANUFACTURING by S. Wolf Chapter 19 LITHOGRAPHY II: IMAGE-FORMATION and OPTICAL HARDWARE 2004 by LATTICE PRESS CHAPTER 19 - CONTENTS Preliminaries: Wave- Motion & The Behavior of Light Resolution
More informationA Reliable Higher Power ArF Laser with Advanced Functionality for Immersion Lithography
A Reliable Higher Power ArF Laser with Advanced Functionality for Immersion Lithography Akihiko Kurosu, Masaki Nakano, Masanori Yashiro, Masaya Yoshino, Hiroaki Tsushima, Hiroyuki Masuda, Takahito Kumazaki,
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process
Section 2: Lithography Jaeger Chapter 2 Litho Reader The lithographic process Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon dioxide barrier layer Positive photoresist
More informationMarket and technology trends in advanced packaging
Close Market and technology trends in advanced packaging Executive OVERVIEW Recent advances in device miniaturization trends have placed stringent requirements for all aspects of product manufacturing.
More informationImpact of 3-D Mask Effects on CD and Overlay over Image Field in Extreme Ultraviolet Lithography
Impact of 3-D Mask Effects on CD and Overlay over Image Field in Extreme Ultraviolet Lithography 5 th International EUV Symposium Barcelona, Spain Sven Trogisch Markus Bender Frank-Michael Kamm Disclaimer
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1
Section 2: Lithography Jaeger Chapter 2 Litho Reader EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered
More informationLaser bandwidth effect on overlay budget and imaging for the 45 nm and 32nm technology nodes with immersion lithography
Laser bandwidth effect on overlay budget and imaging for the 45 nm and nm technology nodes with immersion lithography Umberto Iessi a, Michiel Kupers b, Elio De Chiara a Pierluigi Rigolli a, Ivan Lalovic
More informationMAPPER: High throughput Maskless Lithography
MAPPER: High throughput Maskless Lithography Marco Wieland CEA- Leti Alterative Lithography workshop 1 Today s agenda Introduction Applications Qualification of on-tool metrology by in-resist metrology
More informationEun-Jin Kim, GukJin Kim, Seong-Sue Kim*, Han-Ku Cho*, Jinho Ahn**, Ilsin An, and Hye-Keun Oh
Eun-Jin Kim, GukJin Kim, Seong-Sue Kim*, Han-Ku Cho*, Jinho Ahn**, Ilsin An, and Hye-Keun Oh Lithography Lab. Department of Applied Physics, Hanyang University, Korea *Samsung Electronics Co., LTD. Korea
More informationProcess Window OPC Verification: Dry versus Immersion Lithography for the 65 nm node
Process Window OPC Verification: Dry versus Immersion Lithography for the 65 nm node Amandine Borjon, Jerome Belledent, Yorick Trouiller, Kevin Lucas, Christophe Couderc, Frank Sundermann, Jean-Christophe
More informationDevelopment of a LFLE Double Pattern Process for TE Mode Photonic Devices. Mycahya Eggleston Advisor: Dr. Stephen Preble
Development of a LFLE Double Pattern Process for TE Mode Photonic Devices Mycahya Eggleston Advisor: Dr. Stephen Preble 2 Introduction and Motivation Silicon Photonics Geometry, TE vs TM, Double Pattern
More informationStatus and challenges of EUV Lithography
Status and challenges of EUV Lithography SEMICON Europa Dresden, Germany Jan-Willem van der Horst Product Manager EUV October 10 th, 2013 Slide 2 Contents Introduction NXE:3100 NXE:3300B Summary and acknowledgements
More informationCopyright 1997 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 1997 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Microlithographic Techniques in IC Fabrication, SPIE Vol. 3183, pp. 14-27. It is
More informationAnalysis of Focus Errors in Lithography using Phase-Shift Monitors
Draft paper for SPIE Conference on Microlithography (Optical Lithography) 6/6/2 Analysis of Focus Errors in Lithography using Phase-Shift Monitors Bruno La Fontaine *a, Mircea Dusa **b, Jouke Krist b,
More information45nm Foundry CMOS with Mask-Lite Reduced Mask Costs
This work is sponsored in part by the Air Force Research Laboratory (AFRL/RVSE) 45nm Foundry CMOS with Mask-Lite Reduced Mask Costs 21 March 2012 This work is sponsored in part by the National Aeronautics
More information450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.
450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum 2013 July 10, 2013 Doug Shelton Canon USA Inc. Introduction Half Pitch [nm] 2013 2014 2015 2016 2017 2018
More informationIn-line focus monitoring and fast determination of best focus using scatterometry
In-line focus monitoring and fast determination of best focus using scatterometry a Steven Thanh Ha, a Benjamin Eynon, a Melany Wynia, a Jeff Schmidt, b Christian Sparka, b Antonio Mani, b Roie Volkovich,
More informationActinic Review of EUV Masks: Performance Data and Status of the AIMS TM EUV System
Actinic Review of EUV Masks: Performance Data and Status of the AIMS TM EUV System Dirk Hellweg*, Markus Koch, Sascha Perlitz, Martin Dietzel, Renzo Capelli Carl Zeiss SMT GmbH, Rudolf-Eber-Str. 2, 73447
More informationEffect of Reticle CD Uniformity on Wafer CD Uniformity in the Presence of Scattering Bar Optical Proximity Correction
Effect of Reticle CD Uniformity on Wafer CD Uniformity in the Presence of Scattering Bar Optical Proximity Correction Konstantinos Adam*, Robert Socha**, Mircea Dusa**, and Andrew Neureuther* *University
More informationIntel Technology Journal
Volume 06 Issue 02 Published, May 16, 2002 ISSN 1535766X Intel Technology Journal Semiconductor Technology and Manufacturing The Intel Lithography Roadmap A compiled version of all papers from this issue
More informationMICROBUMP LITHOGRAPHY FOR 3D STACKING APPLICATIONS
MICROBUMP LITHOGRAPHY FOR 3D STACKING APPLICATIONS Patrick Jaenen, John Slabbekoorn, Andy Miller IMEC Kapeldreef 75 B-3001 Leuven, Belgium millera@imec.be Warren W. Flack, Manish Ranjan, Gareth Kenyon,
More informationPurpose: Explain the top advanced issues and concepts in
Advanced Issues and Technology (AIT) Modules Purpose: Explain the top advanced issues and concepts in optical projection printing and electron-beam lithography. h AIT-1: LER and Chemically Amplified Resists
More informationOptical Projection Printing and Modeling
Optical Projection Printing and Modeling Overview of optical lithography, concepts, trends Basic Parameters and Effects (1-14) Resolution Depth of Focus; Proximity, MEEF, LES Image Calculation, Characterization
More informationPerformance data of a new 248 nm CD metrology tool proved on COG reticles and PSM s
Performance data of a new 248 nm CD metrology tool proved on COG reticles and PSM s Gerhard Schlueter a, Walter Steinberg a, John Whittey b a Leica Microsystems Wetzlar GmbH Ernst-Leitz-Str. 17-37, D-35578
More informationNegative tone development process for double patterning
Negative tone development process for double patterning FUJIFILM Corporation Electronic Materials Research Laboratories P-1 Outline 1. Advantages of negative tone imaging for DP 2. Resist material progress
More informationSimulation of Quartz phase etch affect on performance of ArF chrome-less hard shifter for 65-nm technology
Simulation of Quartz phase etch affect on performance of ArF chrome-less hard shifter for 65-nm technology KT Park*, Martin Sczyrba**, Karsten Bubke**, Rainer Pforr*** (*) DPI assignee at AMTC GmbH & Co.
More information