1. REDSAT ASICs 2. Cosmic Vision Instrumentation ASICs
|
|
|
- Chad Casey
- 6 years ago
- Views:
Transcription
1 Agenda 1. REDSAT ASICs 2. Cosmic Vision Instrumentation ASICs Francisco Gutiérrez Enrique Martínez DARE Users Meeting, ESA /ESTEC Noordwijk NL Feb
2 The REDSAT ASICs Why we selected DARE
3 Direct Radiating Antenna REDSAT ASIC Project: REDSAT System: Direct Radiating Antenna Designer: Arquimea & UC3M Customer: EADS CASA ESPACIO Final Customer: Hispasat
4 Direct Radiating Antenna REDSAT ASIC ICU Communications ASIC Control, power and monitoring RF CHAIN PSU Power Tight developement schedule High voltage (~ 9V) LF analog (ADC 8 bits, Vref, etc) Low digital contents GEO rad-hard needs (120Kr TID) Die assembly in hybrid module
5 IT380 On-Semi BCD Initial Technology Selection Supported by Europractice Rad-hard heritage from SPADA project (SODERN) MLM capability High voltage (up to 80V) UMC 180nm CMOS Supported by Europractice DARE High voltage option (but not available for low volume)
6 Design Alternative 1 A single ASIC in either UMC / IT380 Analog Die size too big (180 pins, pad limited) No analog lib in UMC 180nm No HV option in UMC 180nm No rad-hard digital lib in I3T80 Digital
7 Design Alternative 2 Two ASICs in IT380 ASIC 1 ANALOG Only one process in MLM Fixes the high pin count, but Need to develop rad-hard digital lib in IT380 Out of project schedule Digital Digital Digital Digital Digital ASIC 2
8 Design Alternative 3 Two ASICs in IT380 + DARE ANALOG IT380 Safest option In line with project schedule The same ASIC operates in two different modes, A and B Digital Mode A Digital Mode B Digital Mode B Digital Mode B Digital Mode B UMC 180m+DARE
9 Design Summary Analog ASIC (IT380) o HV 150mΩ power switches (x4) o PT-1000 based temperature measurement (x4) o 8 bits ADC o Bandgap reference o Staus: silicon expected by wk 9 Digital DARE ASIC. Mode A/B selected by pin Mode A o SPI interface o ADC Succesive Approximations logic o CRC computation for error detection Mode B o SPI interface o 24 bits shift register Status: ready for electrical wafer sorting
10 Design Summary (layout) DARE chip ~10K gates IT380 chip Thanks for the excellent support from IMEC!
11 ASIC PROJECT QUALIFICATION FOR ASSEMBLY IN A HYBRID Ph hase 1 On-wafer test and die selection (100%) * Assembly in representative hase 2 package materials and process Assembly capability Phtest* Bond pull Die Shear Ph hase 3 Evaluation test* Themal cycling Reliability test Radiation test
12 Cosmic Vision Instrumentation ASICs What we need from DARE
13 Cosmic Vision ASICs ESA project partners Prime contractor: Arquimea (Madrid) Subcontractors: CNM (Spanish National Microelectronics Center, Sevilla, Barcelona) UC3M (University Carlos III, Madrid) UPC (Technical University of Catalonia, Barcelona) Project status: architecture definition (pre ADR)
14 The ESA Cosmic Vision Programme A set of missions with top scientific contents: What are the conditions for life and planetary formation? How does the Solar System work? What are the fundamental laws of the Universe? How did the Universe begin and what is it made of? Source: ESA website
15 The ESA Cosmic Vision Programme calls for sophisticated measurements: The Sun s magnetic field Laser interferometer to detect gravitational waves (LISA) Ultra-high energy cosmic-rays Radiation from matter near black holes Near-infrared interferometer Gamma-ray imaging etc... in a very harsh conditions: Jupiter strong magnetic field Need of challenging sensors & electronics payload Source: ESA website
16 Two ESA TRP projects were launched Front-end readout ASIC technology study and development test vehicles for frontend readout ASICs 1. Medium frequency front-end (up to 10Mz) 2. High frequency front-end (up to 100 MHz) Sensor Amp Filter ADC High reusability / reconfigurability
17 Cosmic Vision ASICs ESA target APB APB APB APB Digital Interface APB APB APB APB APB: Analog Processing Block
18 Analog Processing Block Specs in the state-of-the art limits! Some examples Block Parameter Value ADC HF (pipeline) ENOB 100MHz ADC MF ( ) ENOB KHz Input amplifier (MF) Noise 2nv/ Hz Configurable filter (MF) SFDR 100KHz + 300KRad TID!
19 Cosmic Vision ASICs Selected Technology: UMC 180nm Europractice support Availability of radiation reports (digital vehicles) Use of DARE for the digital part SPI interface for APB configuration LVDS for HS parallel readout DSP functions (TBC: decimator for, ) Power supply debate: 1.8V? 3.3V? 2.5V? Initial decision: 1.8V based-design except I/Os at 3.3V DARE cells compatibility Probably no ELT needed (?)
20 Cosmic Vision ASICs DARE needs, wish list, open questions... Analog oriented radiation tests Will ELT be needed? Will existing DARE digital oriented ELT be good for analog? Will existing ESD structures be valid? (charge amplifier) Layout toolkit ELT toolkit (P-Cells, DRC/LVS) Transistor models of existing cells 2.5V LVDS? What process options are available? (low Vth transistors) Low power Xtal oscillator Tight collaboration with IMEC team
RECONFIGURABLE SYSTEM ON CHIP FOR MULTIPLE APPLICATIONS
RECONFIGURABLE SYSTEM ON CHIP FOR MULTIPLE APPLICATIONS E. Pun, D. González, R. Cabás, F. Gutiérrez (ARQUIMEA INGENIERíA SLU). R. Jansen (ESA) This presentation and its contents are considered as ARQUIMEA
JUICE Instrument Workshop
JUICE Instrument Workshop Radiation Tolerant analogue / mixed signal technology survey and test vehicle design Front-end readout ASIC technology study and development test vehicles for front-end readout
IRIS3 Visual Monitoring Camera on a chip
IRIS3 Visual Monitoring Camera on a chip ESTEC contract 13716/99/NL/FM(SC) G.Meynants, J.Bogaerts, W.Ogiers FillFactory, Mechelen (B) T.Cronje, T.Torfs, C.Van Hoof IMEC, Leuven (B) Microelectronics Presentation
Detectors that cover a dynamic range of more than 1 million in several dimensions
Detectors that cover a dynamic range of more than 1 million in several dimensions Detectors for Astronomy Workshop Garching, Germany 10 October 2009 James W. Beletic Teledyne Providing the best images
STM RH-ASIC capability
STM RH-ASIC capability JAXA 24 th MicroElectronic Workshop 13 th 14 th October 2011 Prepared by STM Crolles and AeroSpace Unit Deep Sub Micron (DSM) is strategic for Europe Strategic importance of European
RADIATION HARDENED MIXED-SIGNAL IP WITH DARE TECHNOLOGY
RADIATION HARDENED MIXED-SIGNAL IP WITH DARE TECHNOLOGY Geert Thys (1), Steven Redant (1), Eldert Geukens (2), Yves Geerts (2), M.Fossion (3), M. Melotte (3) (1) Imec, Kapeldreef 75, 3001 Leuven, Belgium
Incorporating More In-Depth Radiation Knowledge in the DARE180U Analog Design Kit
Incorporating More In-Depth Radiation Knowledge in the DARE180U Analog Design Kit S. Verhaegen a, W. Sijbers a, S. Zagrocki a, L. Berti a, J. Wouters a, G. Franciscatto a, G. Thys a, S. Redant a B. Glass
FIRST TELECOM APPLICATION OF DIGITAL AND MIXED COMPONENT DEVELOPMENTS: 65NM ASIC AND DATA CONVERTERS
AMICSA 2016 FIRST TELECOM APPLICATION OF DIGITAL AND MIXED COMPONENT DEVELOPMENTS: 65NM ASIC AND DATA CONVERTERS F. MALOU, C. AMIOT-BAZILE (CNES), P. VOISIN (TAS) 15th June, 2016 1 Outline FAST project
NGP-N ASIC. Microelectronics Presentation Days March 2010
NGP-N ASIC Microelectronics Presentation Days 2010 ESA contract: Next Generation Processor - Phase 2 (18428/06/N1/US) - Started: Dec 2006 ESA Technical officer: Simon Weinberg Mark Childerhouse Processor
Fully Integrated Communication Terminal and Equipment. IRIS-3 Executive Summary
Fully Integrated Communication Terminal and Equipment Specification : Executive Summary, D36A Authors : Document no. : Status : Issue Date : July 005 ESTEC Contract : 13716/99/NL/FM(SC) ESTEC Technical
More Imaging Luc De Mey - CEO - CMOSIS SA
More Imaging Luc De Mey - CEO - CMOSIS SA Annual Review / June 28, 2011 More Imaging CMOSIS: Vision & Mission CMOSIS s Business Concept On-Going R&D: More Imaging CMOSIS s Vision Image capture is a key
Jan Bogaerts imec
imec 2007 1 Radiometric Performance Enhancement of APS 3 rd Microelectronic Presentation Days, Estec, March 7-8, 2007 Outline Introduction Backside illuminated APS detector Approach CMOS APS (readout)
High-Speed High-Resolution ADC with BISC
High-Speed High-Resolution ADC with BISC Bernardo Henriques, B. Vaz, N. Paulino *, J. Goes *, M. Rodrigues, P. Faria, R. Monteiro, N. Penetra, T. Domingues S3 Group, Portugal * Also with Universidade Nova
STMicroelectronics Rad-Hard Update 2017 Space Products Working Group
Rad-Hard Update 2017 Space Products Working Group April 2017 John Widder Aerospace Product Marketing Aerospace Manufacturing Capacity Expansion 2 ISO CLASS 5 CLEAN ROOM Temperature: 22 C +/- 1 C Humidity:
12-bit 50/100/125 MSPS 1-channel ADC
SPECIFICATION 1 FEATURES TSMC CMOS 65 nm High speed pipelined ADC Resolution 12 bit Conversion rate 50/100/125 MHz Different power supplies for digital (1.2 V) and analog (1.2 V) parts Low standby current
Electrical-Radiation test results of VASP and Flight Model Development Plan. Philippe AYZAC THALES ALENIA SPACE
Electrical-Radiation test results of VASP and Flight Model Development Plan Philippe AYZAC THALES ALENIA SPACE AGENDA Page 2 HIVAC / VASP project reminder Electrical test results Functional tests Characterization
12-Bit 1-channel 4 MSPS ADC
SPECIFICATION 1 FEATURES 12-Bit 1-channel 4 MSPS ADC TSMC CMOS 65 nm Resolution 12 bit Single power supplies for digital and analog parts (2.5 V) Sampling rate up to 4 MSPS Standby mode (current consumption
Towards an ADC for the Liquid Argon Electronics Upgrade
1 Towards an ADC for the Liquid Argon Electronics Upgrade Gustaaf Brooijmans Upgrade Workshop, November 10, 2009 2 Current LAr FEB Existing FEB (radiation tolerant for LHC, but slhc?) Limits L1 latency
NXP. PN544 NFC Controller. Full Analog Circuit Analysis Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:
NXP PN544 NFC Controller Full Analog Circuit Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Some of the information in this report may be covered
Low Power, Radiation tolerant microelectronics design techniques. Executive Summary REF : ASP-04-BO/PE-476 DATE : 02/11/2004 ISSUE : -/2 PAGE : 1 /18
ISSUE : -/2 PAGE : 1 /18 Executive Summary Written by Responsibility-Company Date Signature Project team Alcatel Space and Imec Verified by Emmanuel Liegeon ASIC Design Engineer - Study responsible Approved
IMEC Free Fabrication on TSMC 0.18 um Technology
IMEC Free Mini@sic Fabrication on TSMC 0.18 um Technology A) Identification Title: Analog and RFID circuits Adviser Professor(s) Prof. PhD. Wilhelmus Van Noije Students involved (names and aimed degrees)
R D 5 3 R D 5 3. Recent Progress of RD53 Collaboration towards next generation Pixel ROC for HL_LHC
R D 5 3 Recent Progress of RD53 Collaboration towards next generation Pixel ROC for HL_LHC L. Demaria - INFN / Torino on behalf of RD53 Collaboration 1 Talk layout 1. Introduction 2. RD53 Organization
Volterra. VT1115MF Pulse Width Modulation (PWM) Controller. Partial Circuit Analysis
Volterra VT1115MF Pulse Width Modulation (PWM) Controller Partial Circuit Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor
EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS
EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS P. MARTIN-GONTHIER, F. CORBIERE, N. HUGER, M. ESTRIBEAU, C. ENGEL,
HIFAS: Wide-band spectrometer ASIC
HIFAS: Wide-band spectrometer ASIC Anders Emrich, Stefan Andersson, Johan Dahlberg, Magnus Hjorth, Omnisys Instruments AB Torgil Kjellberg, Chalmers University Of Technology Microelectronics Presentation
Bridging Science & Applications F r o m E a r t h t o S p a c e a n d b a c k
Bridging Science & Applications F r o m E a r t h t o S p a c e a n d b a c k E a r t h S p a c e & F u t u r e Kayser-Threde GmbH A 12 Bit High Speed Broad Band Low Power Digital to Analog Converter for
76-81GHz MMIC transceiver (4 RX / 3 TX) for automotive radar applications. Table 1. Device summary. Order code Package Packing
STRADA770 76-81GHz MMIC transceiver (4 RX / 3 TX) for automotive radar applications Data brief ESD protected Scalable architecture (master/slave configuration) BIST structures Bicmos9MW, 0.13-µm SiGe:C
A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS
A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS Marc van Heijningen, John Compiet, Piet Wambacq, Stéphane Donnay and Ivo Bolsens IMEC
ESA S ROADMAP FOR NEXT GENERATION PAYLOAD DATA PROCESSORS
ESA S ROADMAP FOR NEXT GENERATION PAYLOAD DATA PROCESSORS R. Trautner (1) (1) TEC-EDP, ESA/ESTEC, Keplerlaan 1, 2200AG Noordwijk, The Netherlands Email: Roland.Trautner@esa.int ABSTRACT A new generation
UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February
Semicustom Products UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February 2018 www.cobham.com/hirel The most important thing we build is trust FEATURES Up to 50,000,000 2-input NAND equivalent
Design of Mixed-Signal Microsystems in Nanometer CMOS
Design of Mixed-Signal Microsystems in Nanometer CMOS Carl Grace Lawrence Berkeley National Laboratory August 2, 2012 DOE BES Neutron and Photon Detector Workshop Introduction Common themes in emerging
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction Andrea Panigada, Ian Galton University of California at San Diego, La Jolla, CA INTEGRATED SIGNAL PROCESSING
Chip-Scale Package Fiber Optic Transceiver Integration for Harsh Environments. Chuck Tabbert
Chip-Scale Package Fiber Optic Transceiver Integration for Harsh Environments Chuck Tabbert ctabbert@ultracomm-inc.com (505) 823-1293 Agenda Corporate Overview Motivation Background Technology Wide Temperature
COTS and automotive EEE parts in Space Programs: Thales Alenia Space Return of Experience
COTS and automotive EEE parts in Space Programs: Thales Alenia Space Return of Experience Mission Needs, Trends and Opportunities Session" - ESA High End Digital Technology Workshop on 01-Oct.-2018 1 01/10/2018
High-level synthesis of analog sensor interface front-ends
High-level synthesis of analog sensor interface front-ends S. Donnay,G.Gielen y,w.sansen W.Kruiskamp,D.Leenaerts,W.vanBokhoven Katholieke niversiteit Leuven Eindhoven niversity of Technology Dep. Elektrotechniek,
A New Laser Source for SEE Testing
A New Source for SEE Testing Presented by Isabel López-Calle ESA/ ESTEC/ TEC-QEC Section & Complutense University of Madrid ESA/ESTEC, Noordwijk, The Netherlands Challenge Selection of space components
Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here
Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, 27-30 May 2007. This material is posted here with permission of the IEEE. Such permission of the IEEE
Integrated Circuit Readout for the Silicon Sensor Test Station
Integrated Circuit Readout for the Silicon Sensor Test Station E. Atkin, A. Silaev, A. Kluev MEPhi, Moscow A. Voronin, M. Merkin, D. Karmanov, A. Fedenko SINP MSU, Moscow Various chips for the silicon
Image sensor combining the best of different worlds
Image sensors and vision systems Image sensor combining the best of different worlds First multispectral time-delay-and-integration (TDI) image sensor based on CCD-in-CMOS technology. Introduction Jonathan
New techniques for Radiation testing of CubeSats
The most important thing we build is trust ADVANCED ELECTRONIC SOLUTIONS AVIATION SERVICES COMMUNICATIONS AND CONNECTIVITY MISSION SYSTEMS New techniques for Radiation testing of CubeSats Jiri Hofman,
EECS 140/240A Final Project spec, version 1 Spring 17. FINAL DESIGN due Monday, 5/1/2017 9am
EECS 140/240A Final Project spec, version 1 Spring 17 FINAL DESIGN due Monday, 5/1/2017 9am 1 1.2 no layout? XC? Golden Bear Circuits is working on its next exciting circuit product. This is a mixedsignal
A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process
A Bandgap Voltage Reference Circuit Design In 0.18um Cmos Process It consists of a threshold voltage extractor circuit and a proportional to The behavior of the circuit is analytically described, a design
Detectors for AXIS. Eric D. Miller Catherine Grant (MIT)
Detectors for AXIS Eric D. Miller Catherine Grant (MIT) Outline detector technology and capabilities CCD (charge coupled device) APS (active pixel sensor) notional AXIS detector background particle environment
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology
CMOS Quad Rail-to-Rail I/O Op Amp DESCRIPTION: FEATURES: Logic Diagram
6484 CMOS Quad Rail-to-Rail I/O Op Amp V+ IN+A IN+D IN-A OUT A OUT D IN-D V- IN+B OUT B OUT C IN+C IN-B Logic Diagram IN-C FEATURES: Rad-Pak technology-hardened against natural space radiation Total dose
Ultra fast single photon counting chip
Ultra fast single photon counting chip P. Grybos, P. Kmon, P. Maj, R. Szczygiel Faculty of Electrical Engineering, Automatics, Computer Science and Biomedical Engineering AGH University of Science and
CMP for More Than Moore
2009 Levitronix Conference on CMP Gerfried Zwicker Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germany gerfried.zwicker@isit.fraunhofer.de Contents Moore s Law and More Than Moore Comparison:
Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1998
2008/Sep/17 1 Text Book: Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1998 References: (MSR) Thomas H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2/e, Cambridge University Press,
[SSC13-I-8] X Band Downlink for CubeSat : From Concept to Prototype Gwenael Guillois, Thomas Dehaene, Tristan Sarrazin (Syrlinks) Eric Peragin (CNES)
![[SSC13-I-8] X Band Downlink for CubeSat : From Concept to Prototype Gwenael Guillois, Thomas Dehaene, Tristan Sarrazin (Syrlinks) Eric Peragin (CNES)](/thumbs/76/73945697.jpg "[SSC13-I-8] X Band Downlink for CubeSat : From Concept to Prototype Gwenael Guillois, Thomas Dehaene, Tristan Sarrazin (Syrlinks) Eric Peragin (CNES)")
[SSC13-I-8] X Band Downlink for CubeSat : From Concept to Prototype Gwenael Guillois, Thomas Dehaene, Tristan Sarrazin (Syrlinks) Eric Peragin (CNES) 1 > X Band Downlink for CubeSat : Introduction and
ABSTRACT. Keywords: 0,18 micron, CMOS, APS, Sunsensor, Microned, TNO, TU-Delft, Radiation tolerant, Low noise. 1. IMAGERS FOR SPACE APPLICATIONS.
Active pixel sensors: the sensor of choice for future space applications Johan Leijtens(), Albert Theuwissen(), Padmakumar R. Rao(), Xinyang Wang(), Ning Xie() () TNO Science and Industry, Postbus, AD
On-Wafer Integration of Nitrides and Si Devices: Bringing the Power of Polarization to Si
On-Wafer Integration of Nitrides and Si Devices: Bringing the Power of Polarization to Si The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
Integrating Additional Functionality with APS Sensors
Integrating Additional Functionality with APS Sensors Microelectronics Presentation Days ESA/ESTEC 8 th March 2007 Werner Ogiers (fwo [at] cypress.com) Cypress Semiconductor (Formerly Fillfactory B.V)
Extended TID, ELDRS and SEE Hardening and Testing on Mixed Signal Telemetry LX7730 Controller
Extended TID, ELDRS and SEE Hardening and Testing on Mixed Signal Telemetry LX7730 Controller Mathieu Sureau, Member IEEE, Russell Stevens, Member IEEE, Marco Leuenberger, Member IEEE, Nadia Rezzak, Member
Front-End electronics developments for CALICE W-Si calorimeter
Front-End electronics developments for CALICE W-Si calorimeter J. Fleury, C. de La Taille, G. Martin-Chassard G. Bohner, J. Lecoq, S. Manen IN2P3/LAL Orsay & LPC Clermont http::/www.lal.in2p3.fr/technique/se/flc
Non Hermetic Fiber Optic Transceivers for Space Applications. Chuck Tabbert VP of Sales & Marketing inc.
Non Hermetic Fiber Optic Transceivers for Space Applications Chuck Tabbert VP of Sales & Marketing ctabbert@ultracomm inc.com (505) 823 1293 1 Agenda Motivation X80 QM Space Product Overview Space Qualification
The 20th Microelectronics Workshop Development status of SOI ASIC / FPGA
The 20th Microelectronics Workshop Development status of SOI ASIC / FPGA Oct. 30th 2007 Electronic, Mechanical Components and Materials Engineering Group, JAXA H.Shindou Background In 2003, critical EEE
A 130nm CMOS Evaluation Digitizer Chip for Silicon Strips readout at the ILC
A 130nm CMOS Evaluation Digitizer Chip for Silicon Strips readout at the ILC Jean-Francois Genat Thanh Hung Pham on behalf of W. Da Silva 1, J. David 1, M. Dhellot 1, D. Fougeron 2, R. Hermel 2, J-F. Huppert
Next Generation DSP Roadmap and related ESA activities
Next Generation DSP Roadmap and related ESA activities ADCSS09, ESTEC, the Netherlands Session 3: New Development & Investigation Areas R. Trautner Onboard Payload Data Processing section (TEC-EDP) ESA/ESTEC
A 1Mjot 1040fps 0.22e-rms Stacked BSI Quanta Image Sensor with Cluster-Parallel Readout
A 1Mjot 1040fps 0.22e-rms Stacked BSI Quanta Image Sensor with Cluster-Parallel Readout IISW 2017 Hiroshima, Japan Saleh Masoodian, Jiaju Ma, Dakota Starkey, Yuichiro Yamashita, Eric R. Fossum May 2017
European Low Flux CMOS Image Sensor
European Low Flux CMOS Image Sensor Description and Preliminary Results Ajit Kumar Kalgi 1, Wei Wang 1, Bart Dierickx 1, Dirk Van Aken 1, Kaiyuan Wu 1, Alexander Klekachev 1, Gerlinde Ruttens 1, Kyriaki
Samsung S5K3L1YX Mp, 1/3.2 Inch Optical Format 1.12 µm Pixel Pitch Back Illuminated (BSI) CMOS Image Sensor
Samsung S5K3L1YX03 12.1 Mp, 1/3.2 Inch Optical Format 1.12 µm Pixel Pitch Back Illuminated (BSI) CMOS Image Sensor Circuit Analysis of Pixel Array, Row Drivers, Column Readouts, Ramp Generator, DPLL, MIPI
Next Mask Set Reticle Design
Next Mask Set Reticle Design 4.9mm 1.6mm 4.9mm Will have three Chip sizes. Slices go through completely the re;cle. 1 1mm x 1mm die per reticle 8 1mm x 4.9mm die per reticle 16 4.9mm x 4.9mm die per reticle
ARQ-HFPA001 RAD-HARD, HI FREQUENCY POWER AMPLIFIER
RAD-HARD, HI FREQUENCY POWER AMPLIFIER FEATURES Voltage and current input/output modes Single-ended and differential output modes Sinking/sourcing current output selection in current-mode output operation
Low-Power Communications and Neural Spike Sorting
CASPER Workshop 2010 Low-Power Communications and Neural Spike Sorting CASPER Tools in Front-to-Back DSP ASIC Development Henry Chen henryic@ee.ucla.edu August, 2010 Introduction Parallel Data Architectures
GaN Power ICs: Integration Drives Performance
GaN Power ICs: Integration Drives Performance Stephen Oliver, VP Sales & Marketing stephen.oliver@navitassemi.com Bodo s Power Conference, Munich December 5 th, 2017 Navitas Semiconductor Inc. World s
CHIP DESCRIPTION & TEST SPECIFICATIONS
CHIP DESCRIPTION & TEST SPECIFICATIONS Chip description The integrated circuit has been designed using BYE technology (BiCMOS 0.8 µm) as from HIT-KIT v3.10. Die area is 2.5x2.5mm 2 and it has to be housed
Multi-Channel Charge Pulse Amplification, Digitization and Processing ASIC for Detector Applications
1.0 Multi-Channel Charge Pulse Amplification, Digitization and Processing ASIC for Detector Applications Peter Fischer for Tim Armbruster, Michael Krieger and Ivan Peric Heidelberg University Motivation
Fully differential RF ADC Driver XT06
Fully differential RF ADC Driver XT06 DATA SHEET FEATURES FUNCTIONAL BLOCK DIAGRAM 3 db bandwidth of up to 350 MHz Adjustable output common-mode voltage Externally adjustable gain Slew rate 880 V/us at
77 GHz VCO for Car Radar Systems T625_VCO2_W Preliminary Data Sheet
77 GHz VCO for Car Radar Systems Preliminary Data Sheet Operating Frequency: 76-77 GHz Tuning Range > 1 GHz Output matched to 50 Ω Application in Car Radar Systems ESD: Electrostatic discharge sensitive
Development of Radiation-Hard ASICs for the ATLAS Phase-1 Liquid Argon Calorimeter Readout Electronics Upgrade
Development of Radiation-Hard ASICs for the ATLAS Phase-1 Liquid Argon Calorimeter Readout Electronics Upgrade Tim Andeen*, Jaroslav BAN, Nancy BISHOP, Gustaaf BROOIJMANS, Alex EMERMAN,Ines OCHOA, John
Selecting an image sensor for the EJSM VIS/NIR camera systems
Selecting an image sensor for the EJSM VIS/NIR camera systems presented by Harald Michaelis (DLR-PF) Folie 1 EJSM- Jan. 18th 2010; ESTEC What for a detector/sensor we shall chose for EJSM? Vortragstitel
PRINCIPLES OF COMMUNICATION SYSTEMS. Lecture 1- Introduction Elements, Modulation, Demodulation, Frequency Spectrum
PRINCIPLES OF COMMUNICATION SYSTEMS Lecture 1- Introduction Elements, Modulation, Demodulation, Frequency Spectrum Topic covered Introduction to subject Elements of Communication system Modulation General
Advanced Linear Products. Industrial, Instrumentation and Automotive Products (IIA)
Advanced Linear Products Industrial, Instrumentation and Automotive Products (IIA) CORE TECHNOLOGY HCMV IA 00, 01 Focus 02 Focus Strategy - Leverage Broad Product Portfolio and Customer Base into Higher
Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology
Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology Scott Goodwin 1, Erik Vick 2 and Dorota Temple 2 1 Micross Advanced Interconnect Technology Micross
Design Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson
Design Considerations for 5G mm-wave Receivers Stefan Andersson, Lars Sundström, and Sven Mattisson Outline Introduction to 5G @ mm-waves mm-wave on-chip frequency generation mm-wave analog front-end design
Fast and Accurate RF component characterization enabled by FPGA technology
Fast and Accurate RF component characterization enabled by FPGA technology Guillaume Pailloncy Senior Systems Engineer Agenda RF Application Challenges What are FPGAs and why are they useful? FPGA-based
ANGULAR POSITION SENSORS FOR SPACE MECHANISMS
ANGULAR POSITION SENSORS FOR SPACE MECHANISMS Nicolas Steiner (1), Dominique Chapuis (2) (1) RUAG Space, ch. de la Vuarpillière 29 1260 Nyon - Switzerland, Email: nicolas.steiner@ruag.com (2) RUAG Space,
Monolithic Pixel Sensors in SOI technology R&D activities at LBNL
Monolithic Pixel Sensors in SOI technology R&D activities at LBNL Lawrence Berkeley National Laboratory M. Battaglia, L. Glesener (UC Berkeley & LBNL), D. Bisello, P. Giubilato (LBNL & INFN Padova), P.
12-bit 140 MSPS IQ DAC
SPECIFICATION 1 FEATURES TSMC CMOS 65 nm Resolution 12 bit Current-sinking DAC Different power supplies for digital (1.2 V) and analog parts (2.5 V) Sampling rate up to 140 MSPS Optional internal differential
A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme
78 Hyeopgoo eo : A NEW CAPACITIVE CIRCUIT USING MODIFIED CHARGE TRANSFER SCHEME A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme Hyeopgoo eo, Member, KIMICS Abstract This paper proposes
Cosmic Vision Technology Test Vehicle
Cosmic Vision Technology Test Vehicle Design and evaluation activities 08/05/2017 TEC-ED & TEC-SW Final presentation Days 2017 Agenda Introduction Objectives Programme of work Main results Conclusions
High SEE Tolerance in a Radiation Hardened CMOS Image Sensor Designed for the Meteosat Third Generation FCI-VisDA Instrument
CMOS Image Sensors for High Performance Applications 18 th and 19 th Nov 2015 High SEE Tolerance in a Radiation Hardened CMOS Image Sensor Designed for the Meteosat Third Generation FCI-VisDA Instrument
Presentation of the Xatcobeo project XAT PRE-012-UVIGO.INTA
Presentation of the Xatcobeo project XAT-10000-PRE-012-UVIGO.INTA 24.04.09 www.xatcobeo.com Fernando Aguado faguado@xatcobeo.com Principal investigator University of Vigo Jorge Iglesias jiglesias@xatcobeo.com
Low-Power Quad Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram. RAD-PAK technology-hardened against natural space radiation
Low-Power Quad Operational Amplifier FEATURES: RAD-PAK technology-hardened against natural space radiation Total dose hardness: - > 100 krad (Si), depending upon space mission Excellent Single Event Effects:
A new Vertical JFET Technology for Harsh Radiation Applications
A New Vertical JFET Technology for Harsh Radiation Applications ISPS 2016 1 A new Vertical JFET Technology for Harsh Radiation Applications A Rad-Hard switch for the ATLAS Inner Tracker P. Fernández-Martínez,
A radiation tolerant, low-power cryogenic capable CCD readout system:
A radiation tolerant, low-power cryogenic capable CCD readout system: Enabling focal-plane mounted CCD read-out for ground or space applications with a pair of ASICs. Overview What do we want to read out
Electronic Readout System for Belle II Imaging Time of Propagation Detector
Electronic Readout System for Belle II Imaging Time of Propagation Detector Dmitri Kotchetkov University of Hawaii at Manoa for Belle II itop Detector Group March 3, 2017 Barrel Particle Identification
EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies
EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies Feb 14, 2012 John Wawrzynek Spring 2012 EECS150 - Lec09-CMOS Page 1 Overview of Physical Implementations Integrated Circuits (ICs)
ATLAS R&D CMOS SENSOR FOR ITK
30th march 2017 FCPPL 2017 workshop - Beijing/China - P. Pangaud 1 ATLAS R&D CMOS SENSOR FOR ITK FCPPL 2017 Beijing, CHINA Patrick Pangaud CPPM pangaud@cppm.in2p3.fr 30 March 2017 On behalf of the ATLAS
Photops. Photodiode-Amplifier Hybrids
Photops Photodiode-Amplifier Hybrids The Photop Series, combines a photodiode with an operational amplifier in the same package. Photops general-purpose detectors have a spectral range from either 350
LINCE5M 5.2 MEGAPIXELS, 1 INCH, 250FPS, GLOBAL SHUTTER CMOS IMAGE SENSOR. anafocus.com
LINCE5M 5.2 MEGAPIXELS, 1 INCH, 250FPS, GLOBAL SHUTTER CMOS IMAGE SENSOR anafocus.com WE PARTNER WITH OUR CUSTOMERS TO IMPROVE, SAVE AND PROTECT PEOPLE S LIVES OVERVIEW Lince5M is a digital high speed
Noise Performance Analysis for the Silicon Tracking System Detector and Front-End Electronics
Noise Performance Analysis for the Silicon Tracking System Detector and Front-End Electronics Weronika Zubrzycka, Krzysztof Kasiński zubrzycka@agh.edu.pl, kasinski@agh.edu.pl Department of Measurement
X-ray Detectors at DESY
X-ray Detectors at DESY (Contribution given at the FEL2006 meeting in Berlin) DESY The European XFEL Time structure: difference with others Electron bunch trains; up to 3000 bunches in 600 μsec, repeated
Pipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
DARE180 Maintenance & DARE90 Development
DARE180 Maintenance & DARE90 Development Microelectronics Presentation Days 30 March 2010 ESA/ESTEC Noordwijk NL Steven.Redant@imec.be +32 16 28 19 28 Geert.Thys@imec.be +32 16 28 80 18 Outline WP1: DARE180
3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013
3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted
ST in Aerospace Thibault BRUNET Marketing Manager
ST in Aerospace Thibault BRUNET Marketing Manager 1 Aerospace Industrial Operations Over the World Assy/Test Selection Wafer Fab IMS Group Wafer Fab Tours (F) Crolles (F) RENNES (F) IMS Group Wafer Fab
High power, digitally controlled, efficient, RF designs and solutions. Introduction to Nautel and NS Series LF High Power Amplifier
High power, digitally controlled, efficient, RF designs and solutions Introduction to Nautel and NS Series LF High Power Amplifier SONAR Applications About Nautel 42 Years 250 employees 40 designers/engineers
Packaged mm-wave GaN, GaAs and Si ICs for 5G and automotive radar
Packaged mm-wave GaN, GaAs and Si ICs for 5G and automotive radar Eric Leclerc UMS 1 st Nov 2018 Outline Why heterogenous integration? About UMS Technology portfolio Design tooling: Cadence / GoldenGate
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,