Mask magnification at the 45-nm node and beyond
|
|
- Isabel Floyd
- 6 years ago
- Views:
Transcription
1 Mask magnification at the 45-nm node and beyond Summary report from the Mask Magnification Working Group Scott Hector*, Mask Strategy Program Manager, ISMT Mask Magnification Working Group January 29, 2004 * On assignment from Motorola
2 Introduction History ISMT held workshops in 1999 and 2000 to extensively discuss mask magnification choice for the 70nm node and beyond Although some participants supported 5X and 6X to reduce mask cost, the resulting smaller field size and throughput loss made it unattractive to implement for exposure tool suppliers What has changed? Mask costs have risen faster than some expected (>40% per generation) NA > 0.9 and immersion lithography have made lens size larger than predicted At k 1 <0.4, 45-nm node mask feature dimensions at 4X are becoming comparable to the wavelength, and these features partially polarize the transmitted radiation Stage speeds and exposure tool productivity have significantly increased, permitting better throughput at smaller field size In December, ISMT organized a Mask Magnification Working Group to gather data from industry stakeholders 02/05/ :15 PM ISMT Litho Forum
3 Mask magnification working group Charter: Gather and present data on the tradeoffs for increasing mask magnification factor at the 45-nm node and beyond IC manufacturers and suppliers participated Kevin Cummings, ASML Giang Dao, ISMT Ginger Edwards, ISMT Gene Fuller, Nikon Greg Hughes, Dupont Photomask, Inc. Won Kim, Texas Instruments Kurt Kimmel, IBM Chris Krautschik, Intel Jongwook Kye, AMD Mike Lercel, IBM Lloyd Litt, Motorola Chris Progler, Photronics, Inc. Phil Seidel, ISMT Walt Trybula, ISMT Phil Ware, Canon John Warlaumont, IBM John Wiesner, Nikon The authors are also grateful to Carl Zeiss SMS, DNP, FEI, Hitachi, KLA- Tencor, JEOL, NuFlare Technologies, Toppan Printing and TSMC and for input. 02/05/ :15 PM ISMT Litho Forum
4 Key considerations in increasing mask magnification factor Effect of polarization by the mask Cost of ownership Exposure tool cost and throughput Mask cost Impact of reduced field size at higher magnification Effect on EUV and EPL Other considerations Mask equipment R&D spending Mix and match Wafer fab yield 02/05/ :15 PM ISMT Litho Forum
5 Mask polarizes transmitted fields when mask feature ½ pitch < wavelength Mask pattern ½ pitch < 193nm Transmission TE, Scalar model TM Wafer scale pitch (nm) p/4 Source: ASML 45% 40% 35% 30% 25% 20% 15% 10% 5% 0% Degree of Polarization 180nm E r TE S r Unpolarized illumination 193nm wavelength 180-nm linewidth on mask p E r TM 02/05/ :15 PM ISMT Litho Forum
6 Effects of polarization small until k1<0.3 Y Binary Mask 1. ArF(λ193nm), NA=1.23, n_water= ¾ Annular s-polarization, σ_max= CD ±5%, Exp ±2.5% (CD DOF) X σ_max CD_DOF(ηm) Lines & Spaces NA=1.23, 3/4 Annular_2S η_max= k1=0.32 L/S(nm) mag4 mag5 mag6 CD_DOF(ηm) Isolated Line with SRAF NA=1.23, Annular_2S, η_max= L/S(nm) Magnification difference makes little difference till k1=0.3. Source: Canon mag4 mag5 mag6 02/05/ :15 PM ISMT Litho Forum
7 DOF (nm) Near resolution limit polarization effects on imaging become significant TE vs. TM near cut-off: Pitch=130nm, k 1 = TE-4X TE-6X TE-8X TM-4X TM-6X TM-8X Source: Intel Example effects seen in simulations Smaller MEEF for 6% EPSM at higher magnification factor Variation in NILS and DOF in each polarization with magnification factor More study is needed to determine if imaging tradeoffs with magnification factor favor a particular magnification choice Rigorous EM models will be required to accurately implement RET RET costs might rise from ~$11K-$14K per mask to ~$12-22K per mask* MEEF (threshold at CD) % EPSM: MoSiON 75nm; unpolarized Source: AMD wafer 1/2 pitch (nm) Kirchhoff, 4x TEMPEST, 4x Kirchhoff, 6x TEMPEST, 6x Kirchhoff, 8x TEMPEST, 8x * Based on RET cost model in Mark E. Mason, The real cost of RETs, Microlithography World, 1 May /05/ :15 PM ISMT Litho Forum
8 Tput reduced at higher magnification factors 500 Averaged over 9 die sizes, reticle stage limited and with stitching Size Factor (A.U.) Source: Canon 4x Wet 400 Dioptric lenses 300 Dry type 6x Wet x Wet NA Throughput (arb units) Magnification Source: ASML Lens diameter for conventional dioptric lenses significantly increases for NA>0.9 Lens cost may be ~15% lower at 8X than at 4X Overall tool price not significantly different at higher magnification Smaller field size for higher magnification Throughput drops significantly as magnification increases System design tradeoffs can mitigate drop somewhat Tput at 8X ~40% of Tput at 4X 02/05/ :15 PM ISMT Litho Forum
9 Higher mask patterning step yields would be expected at larger magnification factors Binary masks Yield at 4X Yield at 5X Yield at 6X Yield at 8X CD* 22% 28% 45% 83% CD adjusted** 40% 45% 50% 60% Placement* 85% 95% 98% 99% Unrepairable defects* 90% 95% 98% 99% Total 31% 41% 48% 59% *Data assumed yield learning curve and yield as a function of various specifications maintains same shape at 45nm as at 90nm but specification values scale by node **Adjusted CD yield values Customers will drive mask CD specs to edge of equipment capability, reducing yield enhancement at 8X over 4X Customers will not accept cost of lower yield at best CD spec, so minimum yield set at 40% CD yield might be 10% absolute higher for EUV due to smaller MEEF 02/05/ :15 PM ISMT Litho Forum
10 45nm node BIM at 8X 60-75% less expensive than at 4X Mask cost relative to 4X X half field 4X quarter field Magnification factor Patterned area on the mask is the same for each magnification factor except for half and quarter field area cases In addition to higher step yields at higher magnification, PG and inspection tools might be ~10% less expensive at higher magnification 45nm BIM 45nm APSM 32nm BIM 32nm EUV BIM PLAB 90nm BIM ASML 45nm BIM Tput for mask writing and inspection higher assuming constant patterned area on the mask Using a 50% smaller field area at 4X lowers mask cost about as much as using 5X Using a 25% smaller field area at 4X lowers mask cost almost as much as using 8X 02/05/ :15 PM ISMT Litho Forum
11 Pattern generation, inspection and blanks are the largest cost components for mask fabrication Repair -clear Repair -opaque Data preparation Pellicle Final inspection Pattern Inspect 4X 45 nm BIM; 1/4 area; $40K; 45% yield 8X 45nm BIM; ; $32K; 57% yield 4X 45 nm BIM; $127K; 30% yield Higher writer price Lower CD yield Substrate Write $0 $10,000 $20,000 $30,000 $40,000 Cost of tools and consumables for process step 8X masks significantly less expensive than 4X masks due to: Lower CD yield at 4X Longer mask writing time at 4X Higher predicted writer price at 4X 02/05/ :15 PM ISMT Litho Forum
12 Preferred magnification based on CoO is determined by mask usage Minimum wafers per mask where 4X is less expensive x half field size Magnification factor 4x 1/4 field size Includes RET costs and effect of critical layer magnification on Tput for noncritical layers 45nm 32nm 32nm EUV 100 WPH at 4X 32nm EUV BIM 50 WPH at 4X Results sensitive to input parameters, especially CD yield for mask fabrication 1st order sensitivity of minimum WPM to 5% 4X 1/2 field size 4X 1/4 field size decrease in: 5X 6X 8X Mask CD yield 14.8% 12.2% 11.3% 10.1% 12.2% Mask write time 1.6% 0.9% -0.3% -2.0% -0.4% Mask field area -2.2% -4.2% -4.5% -8.0% -5.0% Exposure tool price 2.1% 1.6% 4.7% 5.3% 5.3% Exposure Tput -2.2% -1.6% -4.5% -5.0% -5.0% 02/05/ :15 PM ISMT Litho Forum
13 Many existing die sizes compatible with 13 by 16 mm field needed for 8X Example chip sizes Length (mm) x: 26 by 32 mm 5x: 22 by 26 mm 6x: 16 by 22 mm 8x: 13 by 16 mm Most designs fit in 5X or 6X field Designs that will not fit within 13 by 16 mm field High margin MPUs DRAM development circuits Width (mm) Source: ASML If small field is implemented, field stitching will be useful for accommodating all designs Assumes 6025 mask substrate 02/05/ :15 PM ISMT Litho Forum
14 9 masks not an attractive option 9 masks would make 6X or higher magnification more attractive. At 6X, 26 by 33 mm fields would fit on a 9 mask. Many mask tool and exposure tool designs can accommodate 9 masks, but few have actual hardware implemented in existing tools. Several mask equipment suppliers estimated a 20%-50%, development cost increases for their tools to handle 9 masks. No scanners are available to verify masks made on 9 substrates. 9 masks will increase mask and exposure tool cost, and they will increase the investment required by all mask industry stakeholders to upgrade equipment. 02/05/ :15 PM ISMT Litho Forum
15 Other field size considerations Multiple die per field increases yield in wafer fab A killer defect added to the mask only affects one die per field instead of every field with one die per field The minimum printable defect size on pellicle for an 8X mask is 4 times smaller than for a 4X mask due to DOF considerations at the mask Multiple die per field needed to inspect printed wafers for repeating mask defects With one die per field, die-to-database inspection required Die-to-database capability typically lags die-to-die capability At 5X or 6X, number of die per field and hence usable field size strongly influenced by die size* Matching with 4X non-critical layers more difficult for 5X and 6X, resulting in overlay issue and Tput reduction for non-critical levels * Lloyd Litt, Mike Kling and Terry Perkinson, Cost analysis of 4X and 6X 9 inch reticles for future lithography, SPIE volume 3873, , /05/ :15 PM ISMT Litho Forum
16 Effect of magnification on EUV and EPL 4X preferred for EPL, but 8X optical has little impact on EPL (Source: Nikon) 8X mask fabrication tools capable of 4X EPL mask fabrication due to lack of OPC on EPL masks and MEEF=1 8X masks for EPL would require more masks per field to stay on 200-mm diameter substrates EPL throughput at 4X becomes more favorable for contact layers compared to optical at 8X >4X might lower EUV CoO for WPM < ~3000 unless exposure tool Tput is much <50 WPH Design tradeoffs for EUV optics at >5X magnification factor need to be investigated. 02/05/ :15 PM ISMT Litho Forum
17 Summary of mask magnification tradeoffs Consideration 8X 4X Polarization by mask ~10% ~40% for <100-nm pitch Exposure tool cost Mask cost Tput Not significantly reduced Reduced 60-75% due to larger features Reduced ~60% due to smaller field RET more complicated and RET up to 40% more expensive CoO Favorable for WPM <5000 Favorable for WPM >5000 Mask equipment R&D Little change expected Maximum field size 13 by 16 mm (208 mm 2 ) Die:Database (D:DB) inspection 26 by 33 mm (858 mm 2 ) Die:Die and D:DB inspection Other Possibly more rapid development of 32nm node mask fabrication processes Some DRAM development chips and MPUs >200 mm 2 Preferred for EPL due to more achievable mask requirements Multiple die per field to reduce effect of added mask defects on yield in wafer fab 02/05/ :15 PM ISMT Litho Forum
18 Survey question If mask magnification choices were available for the 45nm node and smaller, what is the probability you would utilize 5x, 6x, or 8x instead of 4x in volume production? (1 means this is a very high probability and 10 means there is no probability) 02/05/ :15 PM ISMT Litho Forum
19 If mask magnification choices were available for the 45nm node and smaller, "What is the "probability" you would utilize 5X, 6X, or 8X instead of 4x in volume production?" Survey Responses Very High Probability Probability Scale No Probability
20 Backup
21 Fields size effect on non-critical tools 1.2 Average throughput reduction non-critical levels Average relative throughput X, 26x33 4X, 22x33 5X, 22x26 6X, 16x22 8X, 13x16 Critical System From Kevin Cummings
22 Mask cost assumptions 100 masks required per week from facility Assumes intermediate and non-critical masks are fabricated on same tools to increase tool utilization Mask price = 2X predicted mask fabrication cost Tool price, Tput and step sequence values estimated for 45-nm and 32-nm nodes Moderate writer and inspection tool price reduction at 6X and 8X Throughput for writer and inspection Writer [hours/mask] = /M 2 hours/cm 2 * mask field area Inspection [hours/mask] = e-13/M 2 /((1/2 pitch)/5) 2 hours/cm 2 * mask field area; M = magnification factor CD, placement and defect yield scale with mask field size based on ISMT 2000 models (see later slide) Step yield values as a function of specifications determined from yield curves assembled by ISMT in late 2001, which were based on industry surveys 02/05/ :15 PM ISMT Litho Forum
23 Example yield versus spec curves % Yield CD 3-Sigma Mask Yields Year 0-1 Year 1-2 Year CD Tolerance (nm) 02/05/ :15 PM ISMT Litho Forum
24 Mask step yield model for mask field size Inside Box: Technology Variations (e.g. Roadmap, MEF) Outside Box: Physical Variations (e.g. Field Size) Yield (%) x25mm Field CD: 90% Def: 90% IP: 93% Oth: 97% y = x x x x x 2-3.5x R 2 = YF YFCD YF YFDEF YF YFIP Empirical Yield 6th order polynomial Arbitrary Generation Field Width Y CD = ( YF = ( CD )( YF YDEF YFDEF Y IP = ( YF IP ) 4 ) ( YF ) w/ w_ baseline CD a / a _ baseline Field Area r / r _ baseline IP ) ( YF CD ) r / r _ baseline Bad Radius 02/05/ :15 PM ISMT Litho Forum
25 EUV mask cost modeling assumptions Binary EUV masks Yield at 4X Yield at 5X Yield at 6X Yield at 8X CD* 22% 28% 45% 83% CD adjusted*** 50% 55% 60% 70% Placement* 85% 95% 98% 99% Unrepairable defects* 90% 95% 98% 99% Total 38% 50% 58% 69% Blank price $14,700 $14,700 $14,700 $14,700 *Data assumed yield learning curve and yield as a function of various specifications maintains same shape at 45nm as at 90nm but specification values scale by node ***Adjusted CD yield values Customers will drive mask CD specs to edge of equipment capability, reducing yield enhancement at 8X over 4X Customers will not accept cost of lower yield at best CD spec, so minimum yield set at 40% CD yield might be 10% absolute higher for EUV due to smaller MEEF EUV writer Tput ~3X faster than 32-nm node BIM with MBOPC 02/05/ :15 PM ISMT Litho Forum
26 Wafers per mask analysis WPM = N P N T [ M M ] B B i Ai i Bi P T A A P 1 α + T α WPM = wafers per mask where lithography cost for all layers is equal for the two magnification or mask field area cases (A and B) being compared. At WPM<WPM, case B costs less. N = number of critical layers M A,Bi = mask cost for critical layer i for magnification or field area case A or B, respectively T A,B = net throughput of exposure tool for case A or B, respectively P A,B = hourly cost of exposure tool depreciation for case A or B, respectively P = hourly cost of exposure tool depreciation for exposure of all non-critical layers α = ratio of mean Tput for non-critical layers for case B divided by that of case A T = mean net throughput of exposure tools for all non-critical layers Assumes consumable costs such as for resist are the same for each case A and B 02/05/ :15 PM ISMT Litho Forum
TECHNOLOGY ROADMAP 2006 UPDATE LITHOGRAPHY FOR
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2006 UPDATE LITHOGRAPHY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationLithography Roadmap. without immersion lithography. Node Half pitch. 248nm. 193nm. 157nm EUVL. 3-year cycle: 2-year cycle: imec 2005
Lithography Roadmap without immersion lithography Node Half pitch 180 nm 130 nm 90 nm 65 nm 45 nm 32 nm 22 nm 250 nm 180 nm 130 nm 90 nm 65 nm 45 nm 32 nm 248nm 193nm 157nm EUVL 3-year cycle: 2-year cycle:
More informationHolistic View of Lithography for Double Patterning. Skip Miller ASML
Holistic View of Lithography for Double Patterning Skip Miller ASML Outline Lithography Requirements ASML Holistic Lithography Solutions Conclusions Slide 2 Shrink Continues Lithography keeps adding value
More informationTECHNOLOGY ROADMAP 2005 EDITION LITHOGRAPHY FOR
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2005 EDITION LITHOGRAPHY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationUpdate on 193nm immersion exposure tool
Update on 193nm immersion exposure tool S. Owa, H. Nagasaka, Y. Ishii Nikon Corporation O. Hirakawa and T. Yamamoto Tokyo Electron Kyushu Ltd. January 28, 2004 Litho Forum 1 What is immersion lithography?
More informationComparative Study of Binary Intensity Mask and Attenuated Phase Shift Mask using Hyper-NA Immersion Lithography for Sub-45nm Era
Comparative Study of Binary Intensity Mask and Attenuated Phase Shift Mask using Hyper-NA Immersion Lithogr for Sub-45nm Era Tae-Seung Eom*, Jun-Taek Park, Sarohan Park, Sunyoung Koo, Jin-Soo Kim, Byoung-Hoon
More informationComputational Lithography Requirements & Challenges for Mask Making. Naoya Hayashi, Dai Nippon Printing Co., Ltd
Computational Lithography Requirements & Challenges for Mask Making Naoya Hayashi, Dai Nippon Printing Co., Ltd Contents Introduction Lithography Trends Computational lithography options More Complex OPC
More informationImmersion Lithography: New Opportunities for Semiconductor Manufacturing
Immersion Lithography: New Opportunities for Semiconductor Manufacturing Tim Brunner, Dario Gil, Carlos Fonseca and Nakgeuon Seong IBM - SRDC Bob Streefkerk, Christian Wagner and Marco Stavenga ASML Outline
More informationSpring of EUVL: SPIE 2012 AL EUVL Conference Review
Spring of EUVL: SPIE 2012 AL EUVL Conference Review Vivek Bakshi, EUV Litho, Inc., Austin, Texas Monday, February 20, 2012 The SPIE Advanced Lithography EUVL Conference is usually held close to spring,
More informationTutor43.doc; Version 8/15/03 T h e L i t h o g r a p h y E x p e r t (November 2003)
Tutor43.doc; Version /15/03 T h e L i t h o g r a p h y E x p e r t (November 2003) Scattering Bars Chris A. Mack, KLA-Tencor, FINLE Division, Austin, Texas Resolution enhancement technologies refer to
More informationLithography. Development of High-Quality Attenuated Phase-Shift Masks
Lithography S P E C I A L Development of High-Quality Attenuated Phase-Shift Masks by Toshihiro Ii and Masao Otaki, Toppan Printing Co., Ltd. Along with the year-by-year acceleration of semiconductor device
More informationDecomposition difficulty analysis for double patterning and. the impact on photomask manufacturability
Decomposition difficulty analysis for double patterning and the impact on photomask manufacturability Yuichi Inazuki 1*, Nobuhito Toyama, Takaharu Nagai 1, Takanori Sutou 1, Yasutaka Morikawa 1, Hiroshi
More informationMask Technology Development in Extreme-Ultraviolet Lithography
Mask Technology Development in Extreme-Ultraviolet Lithography Anthony Yen September 6, 2013 Projected End of Optical Lithography 2013 TSMC, Ltd 1976 1979 1982 1985 1988 1991 1994 1997 2000 2003 2007 2012
More informationLithography. International SEMATECH: A Focus on the Photomask Industry
Lithography S P E C I A L International SEMATECH: A Focus on the Photomask Industry by Wally Carpenter, International SEMATECH, Inc. (*IBM Corporation Assignee) It is well known that the semiconductor
More informationCompetitive in Mainstream Products
Competitive in Mainstream Products Bert Koek VP, Business Unit manager 300mm Fabs Analyst Day 20 September 2005 ASML Competitive in mainstream products Introduction Market share Device layers critical
More informationEUVL getting ready for volume introduction
EUVL getting ready for volume introduction SEMICON West 2010 Hans Meiling, July 14, 2010 Slide 1 public Outline ASML s Lithography roadmap to support Moore s Law Progress on 0.25NA EUV systems Progress
More informationR&D Status and Key Technical and Implementation Challenges for EUV HVM
R&D Status and Key Technical and Implementation Challenges for EUV HVM Sam Intel Corporation Agenda Requirements by Process Node EUV Technology Status and Gaps Photoresists Tools Reticles Summary 2 Moore
More informationFrom ArF Immersion to EUV Lithography
From ArF Immersion to EUV Lithography Luc Van den hove Vice President IMEC Outline Introduction 193nm immersion lithography EUV lithography Global collaboration Conclusions Lithography is enabling 1000
More informationA Study of Wafer Plane Analysis with Mask MVM-SEM using 2D and 3D Images
A Study of Wafer Plane Analysis with Mask MVM-SEM using 2D and 3D Images Takayuki Nakamura ADVANTEST CORPORATION February 24, 2015 San Jose, California Member 2015/2/20 All Rights Reserved - ADVANTEST
More informationLithography on the Edge
Lithography on the Edge David Medeiros IBM Prague, Czech Republic 3 October 009 An Edge A line where an something begins or ends: A border, a discontinuity, a threshold Scaling Trend End of an Era? 0000
More informationTWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm
TWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm SEMICON West, San Francisco July 14-18, 2008 Slide 1 The immersion pool becomes an ocean
More informationCorrecting Image Placement Errors Using Registration Control (RegC ) Technology In The Photomask Periphery
Best Paper of EMLC 2012 Correcting Image Placement Errors Using Registration Control (RegC ) Technology In The Photomask Periphery Avi Cohen 1, Falk Lange 2 Guy Ben-Zvi 1, Erez Graitzer 1, Dmitriev Vladimir
More informationClosed Loop Registration Control (RegC ) Using PROVE as the Data Source for the RegC Process
Invited Paper Closed Loop Registration Control (RegC ) Using PROVE as the Data Source for the RegC Process Erez Graitzer 1 ; Avi Cohen 1 ; Vladimir Dmitriev 1 ; Itamar Balla 1 ; Dan Avizemer 1 Dirk Beyer
More informationWhat s So Hard About Lithography?
What s So Hard About Lithography? Chris A. Mack, www.lithoguru.com, Austin, Texas Optical lithography has been the mainstay of semiconductor patterning since the early days of integrated circuit production.
More informationChallenges of EUV masks and preliminary evaluation
Challenges of EUV masks and preliminary evaluation Naoya Hayashi Electronic Device Laboratory Dai Nippon Printing Co.,Ltd. EUV Mask Workshop 2004 1 Contents Recent Lithography Options on Roadmap Challenges
More informationAdvanced Patterning Techniques for 22nm HP and beyond
Advanced Patterning Techniques for 22nm HP and beyond An Overview IEEE LEOS (Bay Area) Yashesh A. Shroff Intel Corporation Aug 4 th, 2009 Outline The Challenge Advanced (optical) lithography overview Flavors
More informationThe End of Thresholds: Subwavelength Optical Linewidth Measurement Using the Flux-Area Technique
The End of Thresholds: Subwavelength Optical Linewidth Measurement Using the Flux-Area Technique Peter Fiekowsky Automated Visual Inspection, Los Altos, California ABSTRACT The patented Flux-Area technique
More informationIMEC update. A.M. Goethals. IMEC, Leuven, Belgium
IMEC update A.M. Goethals IMEC, Leuven, Belgium Outline IMEC litho program overview ASML ADT status 1 st imaging Tool description Resist projects Screening using interference litho K LUP / Novel resist
More informationProcess Optimization
Process Optimization Process Flow for non-critical layer optimization START Find the swing curve for the desired resist thickness. Determine the resist thickness (spin speed) from the swing curve and find
More informationOptical Lithography. Keeho Kim Nano Team / R&D DongbuAnam Semi
Optical Lithography Keeho Kim Nano Team / R&D DongbuAnam Semi Contents Lithography = Photolithography = Optical Lithography CD : Critical Dimension Resist Pattern after Development Exposure Contents Optical
More informationPurpose: Explain the top advanced issues and concepts in
Advanced Issues and Technology (AIT) Modules Purpose: Explain the top advanced issues and concepts in optical projection printing and electron-beam lithography. h AIT-1: LER and Chemically Amplified Resists
More informationECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline
ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography Prof. James J. Q. Lu Bldg. CII, Rooms 6229 Rensselaer Polytechnic Institute Troy, NY 12180 Tel. (518)276 2909 e mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationOptical Maskless Lithography - OML
Optical Maskless Lithography - OML Kevin Cummings 1, Arno Bleeker 1, Jorge Freyer 2, Jason Hintersteiner 1, Karel van der Mast 1, Tor Sandstrom 2 and Kars Troost 1 2 1 slide 1 Outline Why should you consider
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1
Section 2: Lithography Jaeger Chapter 2 Litho Reader EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered
More informationOptical Microlithography XXVIII
PROCEEDINGS OF SPIE Optical Microlithography XXVIII Kafai Lai Andreas Erdmann Editors 24-26 February 2015 San Jose, California, United States Sponsored by SPIE Cosponsored by Cymer, an ASML company (United
More informationSection 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process
Section 2: Lithography Jaeger Chapter 2 Litho Reader The lithographic process Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon dioxide barrier layer Positive photoresist
More informationComparison of actinic and non-actinic inspection of programmed defect masks
Comparison of actinic and non-actinic inspection of programmed defect masks Funded by Kenneth Goldberg, Anton Barty Hakseung Han*, Stefan Wurm*, Patrick Kearney, Phil Seidel Obert Wood*, Bruno LaFontaine
More informationShot noise and process window study for printing small contacts using EUVL. Sang Hun Lee John Bjorkohlm Robert Bristol
Shot noise and process window study for printing small contacts using EUVL Sang Hun Lee John Bjorkohlm Robert Bristol Abstract There are two issues in printing small contacts with EUV lithography (EUVL).
More informationActinic Review of EUV Masks: Performance Data and Status of the AIMS TM EUV System
Actinic Review of EUV Masks: Performance Data and Status of the AIMS TM EUV System Dirk Hellweg*, Markus Koch, Sascha Perlitz, Martin Dietzel, Renzo Capelli Carl Zeiss SMT GmbH, Rudolf-Eber-Str. 2, 73447
More informationRegistration performance on EUV masks using high-resolution registration metrology
Registration performance on EUV masks using high-resolution registration metrology Steffen Steinert a, Hans-Michael Solowan a, Jinback Park b, Hakseung Han b, Dirk Beyer a, Thomas Scherübl a a Carl Zeiss
More informationHolistic Lithography. Christophe Fouquet. Executive Vice President, Applications. 24 November 2014
Holistic Lithography Christophe Fouquet Executive Vice President, Applications 24 Holistic Lithography Introduction Customer Problem: Beyond 20nm node scanner and non scanner contributions must be addressed
More informationLithography Industry Collaborations
Accelerating the next technology revolution Lithography Industry Collaborations SOKUDO Breakfast July 13, 2011 Stefan Wurm SEMATECH Copyright 2009 SEMATECH, Inc. SEMATECH, and the SEMATECH logo are registered
More informationIntel Technology Journal
Volume 06 Issue 02 Published, May 16, 2002 ISSN 1535766X Intel Technology Journal Semiconductor Technology and Manufacturing The Intel Lithography Roadmap A compiled version of all papers from this issue
More informationImec pushes the limits of EUV lithography single exposure for future logic and memory
Edition March 2018 Semiconductor technology & processing Imec pushes the limits of EUV lithography single exposure for future logic and memory Imec has made considerable progress towards enabling extreme
More informationOptical Lithography. Here Is Why. Burn J. Lin SPIE PRESS. Bellingham, Washington USA
Optical Lithography Here Is Why Burn J. Lin SPIE PRESS Bellingham, Washington USA Contents Preface xiii Chapter 1 Introducing Optical Lithography /1 1.1 The Role of Lithography in Integrated Circuit Fabrication
More informationImaging for the next decade
Imaging for the next decade Martin van den Brink Executive Vice President Products & Technology IMEC Technology Forum 2009 3 June, 2009 Slide 1 Congratulations! ASML and years of making chips better Slide
More informationScope and Limit of Lithography to the End of Moore s Law
Scope and Limit of Lithography to the End of Moore s Law Burn J. Lin tsmc, Inc. 1 What dictate the end of Moore s Law Economy Device limits Lithography limits 2 Litho Requirement of Critical Layers Logic
More informationTHE CHARACTERIZATION OF CHROMELESS PHASE SHIFT MASK TECHNIQUE FOR SUB-45NM LITHOGRAPHY TAN SOON YOENG
THE CHARACTERIZATION OF CHROMELESS PHASE SHIFT MASK TECHNIQUE FOR SUB-45NM LITHOGRAPHY TAN SOON YOENG NATIONAL UNIVERSITY OF SINGAPORE 2008 THE CHARACTERIZATION OF CHROMELESS PHASE SHIFT MASK TECHNIQUE
More informationLight Source Technology Advances to Support Process Stability and Performance Predictability for ArF Immersion Double Patterning
Light Source Technology Advances to Support Process Stability and Performance Predictability for ArF Immersion Double Patterning Ivan Lalovic, Rajasekhar Rao, Slava Rokitski, John Melchior, Rui Jiang,
More informationImproving registration metrology by correlation methods based on alias-free image simulation
Improving registration metrology by correlation methods based on alias-free image simulation D. Seidel a, M. Arnz b, D. Beyer a a Carl Zeiss SMS GmbH, 07745 Jena, Germany b Carl Zeiss SMT AG, 73447 Oberkochen,
More informationCopyright 2000, Society of Photo-Optical Instrumentation Engineers This paper was published in Optical Microlithography XIII, Volume 4000 and is made
Copyright 00, Society of Photo-Optical Instrumentation Engineers This paper was published in Optical Microlithography XIII, Volume 4000 and is made available as an electronic reprint with permission of
More informationElectron Multi-Beam Technology for Mask and Wafer Direct Write. Elmar Platzgummer IMS Nanofabrication AG
Electron Multi-Beam Technology for Mask and Wafer Direct Write Elmar Platzgummer IMS Nanofabrication AG Contents 2 Motivation for Multi-Beam Mask Writer (MBMW) MBMW Tool Principles and Architecture MBMW
More information5. Lithography. 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen
5. Lithography 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen References: Semiconductor Devices: Physics and Technology. 2 nd Ed. SM
More informationProgresses in NIL Template Fabrication Naoya Hayashi
Progresses in NIL Template Fabrication Naoya Hayashi Electronic Device Operations Dai Nippon Printing Co., Ltd. Contents 1. Introduction Motivation NIL mask fabrication process 2. NIL mask resolution improvement
More informationTSMC Property. EUV Lithography. The March toward HVM. Anthony Yen. 9 September TSMC, Ltd
EUV Lithography The March toward HVM Anthony Yen 9 September 2016 1 1 st EUV lithography setup and results, 1986 Si Stencil Mask SR W/C Multilayer Coating Optics λ=11 nm, provided by synchrotron radiation
More informationSub-12nm Optical Lithography with 4x Pitch Division and SMO-Lite
Sub-12nm Optical Lithography with 4x Pitch Division and SMO-Lite Michael C. Smayling* a, Koichiro Tsujita b, Hidetami Yaegashi c, Valery Axelrad d Tadashi Arai b, Kenichi Oyama c, Arisa Hara c a Tela Innovations,
More informationOpto-Mechanical Equipment of KBTEM: Present Day and the Future
KBTEM JSC, Minsk, Belarus Opto-Mechanical Equipment of KBTEM: Present Day and the Future Quality Management System Certificate ISO-9001 since 2001 SPIE Member since 2003 www.kb-omo.by Dr. S.Avakaw SEMI
More informationProgress in full field EUV lithography program at IMEC
Progress in full field EUV lithography program at IMEC A.M. Goethals*, G.F. Lorusso*, R. Jonckheere*, B. Baudemprez*, J. Hermans*, F. Iwamoto 1, B.S. Kim 2, I.S. Kim 2, A. Myers 3, A. Niroomand 4, N. Stepanenko
More informationCost of Ownership Analysis for Patterning Using Step and Flash Imprint Lithography
Cost of Ownership Analysis for Patterning Using Step and Flash Imprint Lithography S.V. Sreenivasan 1, C.G. Willson 2, N.E. Schumaker 3, D.J. Resnick 4 1 Mechanical Engineering, University of Texas at
More informationEUV Lithography Transition from Research to Commercialization
EUV Lithography Transition from Research to Commercialization Charles W. Gwyn and Peter J. Silverman and Intel Corporation Photomask Japan 2003 Pacifico Yokohama, Kanagawa, Japan Gwyn:PMJ:4/17/03:1 EUV
More informationSection 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1
Section 2: Lithography Jaeger Chapter 2 EE143 Ali Javey Slide 5-1 The lithographic process EE143 Ali Javey Slide 5-2 Photolithographic Process (a) (b) (c) (d) (e) (f) (g) Substrate covered with silicon
More informationimmersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk
immersion optics Immersion Lithography with ASML HydroLith by Bob Streefkerk For more than 25 years, many in the semiconductor industry have predicted the end of optical lithography. Recent developments,
More informationCopyright 2004 by the Society of Photo-Optical Instrumentation Engineers.
Copyright 2004 by the Society of Photo-Optical Instrumentation Engineers. This paper was published in the proceedings of Emerging Lithographic Technologies VIII, SPIE Vol. 5374, pp. 1-8. It is made available
More informationUV Nanoimprint Stepper Technology: Status and Roadmap. S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008
UV Nanoimprint Stepper Technology: Status and Roadmap S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008 Overview Introduction Stepper technology status: Patterning and CD Control Through Etch Alignment
More informationASML Market dynamics. Dave Chavoustie EVP Sales Analyst Day, September 30, 2004
ASML Market dynamics Dave Chavoustie EVP Sales Analyst Day, September 30, 2004 Agenda! Market Overview! Growth Opportunities! 300mm Market! Asia Overview / Slide 2 ASML Unit Market Share Trend 60% 12 &
More informationLithography Simulation Tools Needed for 22nm HP and Beyond. Chris Mack
Lithography Simulation Tools Needed for 22nm HP and Beyond Chris Mack www.lithoguru.com Slicing the Pie Simulation Tool Characteristics Precision Accuracy Capabilities (speed, features) Simulation Tool
More informationStatus and challenges of EUV Lithography
Status and challenges of EUV Lithography SEMICON Europa Dresden, Germany Jan-Willem van der Horst Product Manager EUV October 10 th, 2013 Slide 2 Contents Introduction NXE:3100 NXE:3300B Summary and acknowledgements
More information2008 European EUVL. EUV activities the EUVL shop future plans. Rob Hartman
2008 European EUVL EUV activities the EUVL shop future plans Rob Hartman 2007 international EUVL Symposium 28-31 October 2007 2008 international EUVL Symposium 28 Sapporo, September Japan 1 October 2008
More informationLight Sources for EUV Mask Metrology. Heiko Feldmann, Ulrich Müller
Light Sources for EUV Mask Metrology Heiko Feldmann, Ulrich Müller Dublin, October 9, 2012 Agenda 1 2 3 4 Actinic Metrology in Mask Making The AIMS EUV Concept Metrology Performance Drivers and their Relation
More information1. INTRODUCTION 2. SCATTEROMETRY BASICS ABSTRACT
Evaluating the Performance of a 193nm Hyper-NA Immersion Scanner Using Scatterometry Oleg Kritsun a, Bruno La Fontaine a, Richard Sandberg a, Alden Acheta a, Harry J. Levinson a, Kevin Lensing b, Mircea
More information450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.
450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum 2013 July 10, 2013 Doug Shelton Canon USA Inc. Introduction Half Pitch [nm] 2013 2014 2015 2016 2017 2018
More informationINTERNATIONAL TECHNOLOGY ROADMAP SEMICONDUCTORS 2001 EDITION LITHOGRAPHY FOR
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2001 EDITION LITHOGRAPHY TABLE OF CONTENTS Scope...1 Difficult Challenges...1 Lithography Technology Requirements...3 Potential Solutions...14 Crosscut
More informationMore on the Mask Error Enhancement Factor
T h e L i t h o g r a p h y E x p e r t (Fall 1999) More on the Mask Error Enhancement Factor Chris A. Mack, FINLE Technologies, Austin, Texas In a previous edition of this column (Winter, 1999) I described
More informationEUV Substrate and Blank Inspection
EUV Substrate and Blank Inspection SEMATECH EUV Workshop 10/11/99 Steve Biellak KLA-Tencor RAPID Division *This work is partially funded by NIST-ATP project 98-06, Project Manager Purabi Mazumdar 1 EUV
More informationEUVL Scanners Operational at Chipmakers. Skip Miller Semicon West 2011
EUVL Scanners Operational at Chipmakers Skip Miller Semicon West 2011 Outline ASML s Lithography roadmap to support Moore s Law Progress on NXE:3100 (0.25NA) EUV systems Progress on NXE:3300 (0.33NA) EUV
More informationOptics for EUV Lithography
Optics for EUV Lithography Dr. Sascha Migura, Carl Zeiss SMT GmbH, Oberkochen, Germany 2018 EUVL Workshop June 13 th, 2018 Berkeley, CA, USA The resolution of the optical system determines the minimum
More informationPellicle dimensions for high NA photomasks
Pellicle dimensions for high NA photomasks Frank Erber a, Thomas Schulmeyer a, Christian Holfeld a a Advanced Technology Center GmbH & Co. KG, Raehnitzer Allee 9, 01109 Dresden, Germany ABSTRACT At photomask
More informationTowards an affordable Cost of Ownership for EUVL. Melissa Shell Principal Engineer & Program Manager, EUVL Research Components Research October 2006
Towards an affordable Cost of Ownership for EUVL Melissa Shell Principal Engineer & Program Manager, EUVL Research Components Research October 2006 1 Robert Bristol Heidi Cao Manish Chandhok Michael Leeson
More informationOptical Maskless Lithography (OML) Project Status
Optical Maskless Lithography (OML) Project Status Timothy O Neil, Arno Bleeker, Kars Troost SEMATECH ML 2 Conference January 2005 / Slide 1 Agenda Introduction and Principles of Operation DARPA Program
More informationNikon EUVL Development Progress Update
Nikon EUVL Development Progress Update Takaharu Miura EUVL Symposium September 29, 2008 EUVL Symposium 2008 @Lake Tahoe T. Miura September 29, 2008 Slide 1 Presentation Outline 1. Nikon EUV roadmap 2.
More informationASML, Brion and Computational Lithography. Neal Callan 15 October 2008, Veldhoven
ASML, Brion and Computational Lithography Neal Callan 15 October 2008, Veldhoven Chip makers want shrink to continue (based on the average of multiple customers input) 200 Logic DRAM today NAND Flash Resolution,
More informationManaging Within Budget
Overlay M E T R O L OProcess G Y Control Managing Within Budget Overlay Metrology Accuracy in a 0.18 µm Copper Dual Damascene Process Bernd Schulz and Rolf Seltmann, AMD Saxony Manufacturing GmbH, Harry
More informationBank of America Merrill Lynch Taiwan, Technology and Beyond Conference
Bank of America Merrill Lynch Taiwan, Technology and Beyond Conference Craig De Young Vice President Investor Relations Taipei, Taiwan March 12, 2013 Forward looking statements Slide 2 Safe Harbor Statement
More informationThe future of EUVL. Outline. by Winfried Kaiser, Udo Dinger, Peter Kuerz, Martin Lowisch, Hans-Juergen Mann, Stefan Muellender,
The future of EUVL by Winfried Kaiser, Udo Dinger, Peter Kuerz, Martin Lowisch, Hans-Juergen Mann, Stefan Muellender, William H. Arnold, Jos Benshop, Steven G. Hansen, Koen van Ingen-Schenau Outline Introduction
More information450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D
450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology
More informationINTERNATIONAL TECHNOLOGY ROADMAP LITHOGRAPHY FOR SEMICONDUCTORS 2009 EDITION
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2009 EDITION LITHOGRAPHY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationDUV. Matthew McLaren Vice President Program Management, DUV. 24 November 2014
DUV Matthew McLaren Vice President Program Management, DUV 24 Forward looking statements This document contains statements relating to certain projections and business trends that are forward-looking,
More informationImmersion Lithography Micro-Objectives
Immersion Lithography Micro-Objectives James Webb and Louis Denes Corning Tropel Corporation, 60 O Connor Rd, Fairport, NY 14450 (U.S.A.) 585-388-3500, webbj@corning.com, denesl@corning.com ABSTRACT The
More informationInspection of templates for imprint lithography
Inspection of templates for imprint lithography Harald F. Hess, a) Don Pettibone, David Adler, and Kirk Bertsche KLA-Tencor 160 Rio Robles, San Jose, California 95134 Kevin J. Nordquist, David P. Mancini,
More informationScaling of Semiconductor Integrated Circuits and EUV Lithography
Scaling of Semiconductor Integrated Circuits and EUV Lithography ( 半導体集積回路の微細化と EUV リソグラフィー ) December 13, 2016 EIDEC (Emerging nano process Infrastructure Development Center, Inc.) Hidemi Ishiuchi 1 OUTLINE
More informationLow-Cost Nanostructure Patterning Using Step and Flash Imprint Lithography
Low-Cost Nanostructure Patterning Using Step and Flash Imprint Lithography S.V. Sreenivasan 1, C.G. Willson 2, N.E. Schumaker 3, D.J. Resnick 4 1 Mechanical Engineering, University of Texas at Austin 2
More informationOPC Scatterbars or Assist Features
OPC Scatterbars or Assist Features Main Feature The isolated main pattern now acts somewhat more like a periodic line and space pattern which has a higher quality image especially with focus when off-axis
More information16nm with 193nm Immersion Lithography and Double Exposure
16nm with 193nm Immersion Lithography and Double Exposure Valery Axelrad, Sequoia Design Systems, Inc. (United States) Michael C. Smayling, Tela Innovations, Inc. (United States) ABSTRACT Gridded Design
More informationCONTACT HOLE IMAGING AT THE 0.13 µm NODE USING KrF LITHOGRAPHY
CONTACT HOLE IMAGING AT THE.13 µm NODE USING KrF LITHOGRAPHY Carsten Kohler, Eelco van Setten, Jo Finders ASML, Veldhoven, The Netherlands This paper was first presented at the Arch Chemicals Seminar,
More informationMAPPER: High throughput Maskless Lithography
MAPPER: High throughput Maskless Lithography Marco Wieland CEA- Leti Alterative Lithography workshop 1 Today s agenda Introduction Applications Qualification of on-tool metrology by in-resist metrology
More informationTECHNOLOGY ROADMAP 2011 EDITION LITHOGRAPHY FOR
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2011 EDITION LITHOGRAPHY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationBeyond Immersion Patterning Enablers for the Next Decade
Beyond Immersion Patterning Enablers for the Next Decade Colin Brodsky Manager and Senior Technical Staff Member Patterning Process Development IBM Semiconductor Research & Development Center Hopewell
More information450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.
450mm silicon wafers specification challenges Mike Goldstein Intel Corp. Outline Background 450mm transition program 450mm silicon evolution Mechanical grade wafers (spec case study) Developmental (test)
More informationOPTICAL LITHOGRAPHY INTO THE MILLENNIUM: SENSITIVITY TO ABERRATIONS, VIBRATION AND POLARIZATION
OPTICAL LITHOGRAPHY INTO THE MILLENNIUM: SENSITIVITY TO ABERRATIONS, VIBRATION AND POLARIZATION Donis G. Flagello a, Jan Mulkens b, and Christian Wagner c a ASML, 8555 S. River Parkway, Tempe, AZ 858,
More information* AIT-5: Maskless, High-NA, Immersion, EUV, Imprint
Advanced Issues and Technology (AIT) Modules Purpose: Explain the top advanced issues and concepts in optical projection printing and electron-beam lithography. AIT-1: LER and CAR AIT-2: Resolution Enhancement
More information