ON GENERATION OF PERMUTATIONS THROUGH DECOMPOSITION OF SYMMETRIC GROUPS INTO COSETS

Size: px
Start display at page:

Download "ON GENERATION OF PERMUTATIONS THROUGH DECOMPOSITION OF SYMMETRIC GROUPS INTO COSETS"

Transcription

1 BIT 30 (t990), ON GENERATION OF PERMUTATIONS THROUGH DECOMPOSITION OF SYMMETRIC GROUPS INTO COSETS ZBIGNIEW KOKOSIiqSKI Institute of Electrical Engineering and Electronics, Technical University of Krakrw, ut. Warszawska 24, Krakrw, Poland. Abstract. A hardware-oriented algorithm for generating permutations is presented that takes as a theoretic base an iterative decomposition of the symmetric group Sn into cosets. It generates permutations in a new order. Simple ranking and unranking algorithms are given. The construction of a permutation generator is proposed which contains a cellular permutation network as a main component. The application of the permutation generator for solving a class of combinatorial problems on parallel computers is suggested. C.R. categories: F.1.2, G.2.1. Keywords and Phrases: permutation generation, hardware-oriented algorithm, combinatorial problems, parallel computations. 1. Introduction. Parallel processing of many combinatorial problems solvable by inspection will become possible if the problem of parallel generation of their instances is solved in a proper way. Two different approaches to the parallel generation of combinatorial objects are of interest: 1) design of parallel algorithms for a model of parallel computations with any number of processors, and 2) application of a sequential algorithm (or a parallel algorithm for a given number of processors) to a model of parallel computations in which disjoint subsets of combinatorial objects are distributed among any number of processors (parallel processors). The parallel permutation generation method proposed in this paper may be classified among the second group of solutions. A new sequential algorithm for generation of permutations results from an iterative coset decomposition of the symmetric group S~. A linear order on the set of all n! permutations is defined. Received February Revised April 1990.

2 584 ZBIGNIEW KOKOSII~SKI Ranking and unranking algorithms are given that allow the choice of any partition rule. A direct hardware implementation of the permutation generation algorithm is shown with the triangular permutation network from two-state cells as a main component. Data are saved in registers (RAM memory) connected to the network inlets. Data permutations can be obtained by a "read-through-the-network" operation. The permutation generator is to be used for: 1) generation of data permutations in the form of sequences of items (for instance numbers from the set {1, 2,..., n}, addresses, etc.), and 2) generation of column (row) permutations of a Boolean matrix written in RAM memory (parallel access to all bits of a given row (column) of the matrix is possible at any moment by addressing RAM in a proper way). This last form of data permutation provides fast parallel computations with Boolean matrices representing a class of combinatorial problems solvable only by inspection. Graph isomorphism, Hamiltonian circuit and Boolean function implementation with the aid of multiplexers and decoders are typical problems from this class. Either an SIMD or an MIMD model of parallel computations is to be chosen. The number of working processors is unrestricted. "Initialization data" for every processor are obtained using the unranking algorithm. In the permutation generator the regular structures of the control circuit and of the cellular permutation network overlap. This property seems to be very important from the point of view of VLSI design requirements. Until now a large number of serial and parallel algorithms for permutation generation have been developed. An exhaustive list of early papers in this area may be found in [17]. More than ten new methods for the generation of permutations, including such specific classes of permutations as stack permutations and derangements, have been proposed in the intervening years: [I, 2, 3, 4, 6, 7, 11, 12, 14, 18, 19]. The originality of our solution consists in both treating the permutation generation as a process of generation of interconnection patterns in a permutation network and introducing the parallelism of computations by splitting the generation task using the unranking algorithm. 2. Mathematical background. In this section some concepts from the theory of groups [8, 9] and the transversal theory [13] are presented. The main ideas of the paper are described formally in order to show the validity of our results. The uniform representation of combinatorial objects by "choice functions" is introduced in [11]. Let G be a permutation group on a finite set f~ = { 1, 2... n}. For the given group G and its subgroup H the set of all elements {hg: g E G, g fixed, h ~ H} is called a right coset of H in G. Similarly, the set of all elements {gh: g ~ G,

3 ON GENERATION OF PERMUTATIONS THROUGH DECOMPOSITION fixed, h 6 H} is called a left coset of H in G. Two right (left) cosets of H in G are either disjoint or identical sets of elements. We write G = H91 u Hg2 u... u Hg,, where r denotes the number of right cosets of H in G. We call g~, i = 1, 2... r, the right coset representative. Similarly, we write G = 91H u 92H u... u 9zH, where I denotes the number of left cosets of H in G. We call g~, i = 1, 2,..., l the left coset representative. In [8] Hall and Paige have proposed two partitions of the symmetric group S, on the finite set fl = {1... n} into right and left cosets of S,_ ~ in S,: 0 1 n-1 S. = S._ 1 zn + S._ 1 z S._ ~ z,, (1) Sn =z.s._i+z.s._i+...+t. o 1 n- 1 S.-1 (2) where + denotes the union of disjoint sets and z i denotes the transposition (i j) (in particular z is the identity permutation). The complete iterative decomposition of S. into right cosets resulting from the equation (1) is given below: 0 1 n-i S. =Sn-lz.+Sn-~z S._lz. Sn_l.~-- Sn_2"tn_l o + Sn-2 T, n_ 1 1 +,.,,4- Sn_2"~n_ n (3) s3 = s2 t + s2 + s2 $2 o 1 In a similar way the complete iterative decomposition of S, into left cosets is obtained from the equation (2): Sn = "rn S,,_ I + z~ S, "On "-1S,_ 1 n-2 Sn-1 = Zn-1 0 Sn_2.~" n-1 1 Sn_2 jt - "'".~,~n_lsn_2... 4) $3 =r S2+~S2+T~S2 $2 o Both decomposition schemes (3) and (4) have been shown to be group-theoretic representations of triangular permutation networks 1-15]. Every set Ti = {z... z~... zi i- 1 }, for i 61 = {2,.., n} is a system of right (left) coset representatives and is called a complete right (left) transversal for S~_ ~ in S~. Obviously ITd = i and Tk n Tt = 0, for every k v ~ I, k, lsi. A mapping F: F(/) = T~, for every it I, is called an indexed family of sets T~ (denoted by < T/>i~). The Cartesian product x Ti is a set of all mappings f: f(i) = "r~, iel for every i ~ I. Any mapping f which "chooses" one element from each of the sets T2... T~ is called a "choice function" of the family (T/>i~ [13] and denoted by The number of all distinct choice functions f~ x T~ is n[ = IS.l. There is i~l a one-to-one correspondence between every choice function f and a certain permu-

4 . 586 ZBIGNIEW KOKOSII~SKI tation ~t ~ S, for each decomposition scheme. On account of this, the terms "permutations" and "choice function" are used interchangeably throughout this paper. Let us introduce lexicographic order on the set of all choice functions f e x T~: we iei say that f~ < J~ iff there exists an i ~ I, such that for z~, z~ ~ fa and r~, z~ e fb: ~ < z~, and zj k = Z~, for every j < i (where z~ < z~ liffk<l, and zj k = z~iffk=l). For every decomposition scheme the list of choice functions in lexicographic order corresponds to the list of permutations of the set {1... n} in a new linear order. 3. The algorithm. The algorithm PG (Permutation Generation) generates a sequence of choice functions of the family (T~)~,~ in accordance with the lexicographic order defined in the previous section. The initial choice function ft is given in table A. Each transposition ~ ~ fl is written in the form A(/) = j. The variable NUMBER saves the number of choice functions to be generated. The table NEXT is filled up with the consecutive sequences of transpositions in lines 1 and 10 of the algorithm PG. When the decomposition of Sn into right (left) cosets has been carried out (according to the set of equations (3) or (4), respectively), the permutation generated by the algorithm may be easily computed by applying to the sequence of items (1, 2... n) all transpositions z~ from the table NEXT in the increasing (decreasing) order of indices i (i.e. from z~ (z~) to z~ (~½)). All identity permutations T may be omitted. Algorithm PG. Inpunt: the integer vatue NUMBER- the number of permutations to be generated; the integer table A[n] with the initial choice function fl; Output: the integer table NEXT[n] with subsequent choice functions representating permutations. 1. NEXT: = A; 2. NR:= 1; 3. print out NEXT 4. repeat i: = n; A(i):-- (A(i)+ 1) mod i; if A(i) = 0 then i: = i- 1; goto6 else NEXT: = A, NR: = NR + 1;

5 ON GENERATION OF PERMUTATIONS THROUGH DECOMPOSITION print out TEXT 13. until NR=NUMBER; 587 The sequence of choice functions generated by the algorithm PG and the two resulting sequences of permutations "a" and "b" are shown in Fig. 1. In this case the initial choice function is equal to (0, 0, 0) and NUMBER = n!. NR NEXT sequence "a" sequence "b" 1 (0,0,0) (0,0,1) (0,0,2) (0,0,3) (0,1,0) (0,1,1) (0,1,2) (0,1,3) (0,2,0) t0 (0,2,1) (0,2,2) (0,2,3) (1,0,0) i (1,0,1) (1,0,2) (1,0,3) (1,1,0) (1,1,1) (1,1,2) (1,1, (1,2,0) (1,2,1) (1,2,2) (1,2,3) i = 2,3,4 weight = 12, 4, 1 Fig. 1. Sequences of all n! choice functions and permutations for n = 4: "a"-decomposition scheme (3); "b"-decomposition (4). To illustrate the use of the algorithm, an example will be considered. The 12th permutation from the sequence "a', i.e. 1423, is obtained by applying to the sequence of items (1, 2, 3, 4) transpositions zo, z], z3, according to the decomposition scheme (3). Similarly, the 12th permutation from the sequence "b", i.e. 1342, is computed with the transpositions T3a, r~, ~o, according to the decomposition scheme (4). Let us notice that the sequence of choice functions generated by the algorithm PG corresponds to a control structure called "factorial counting" that is essential for other permutation generation algorithms [17]. In the next section, techniques for ranking and unranking of choice functions are described. They can be widely used for the proper distribution of the permutation generation task in the multiprocessor system.

6 588 ZBIGNIEW KOKOSINSKI 4. Ranking and unranking. Ranking of the choice functions in lexicographic order follows the general ranking scheme for the list of permutations in this order [t 6]. The rank of the choice function from the table NEXT can be computed using the well-known formula: NR = NEXT(O[n!/i! + 1, (5) i= where the factor [n!/i!] is the weight of the ith position of the table NEXT. To compute the initial choice function fl with the rank NR 1, which is an input for the algorithm PG, the following unranking algorithm is proposed: Algorithm UNRANKING Input: the integer value n - the number of items to be permuted, the integer value NR1 - the rank of the choice function fl (1 < NR1 < n!); Output: the table A with the choice function fl. 1. NRI:=NR1-1; 2. i:=l; 3. repeat 4. j:=i; 5. i:=i+l; 6. ifnr1 < j(n!/i!) 7. then if j = 1 8. then A(i): = 0; 9. else j: =j - 1; 10. go to else A(i): =j; 12. NR 1: = NR 1 -j(n!/i!); 13. until NRI=0; 14. print out A The performance of the algorithm can be examined in Fig. 1. The algorithm UNRANKING has O(n 2) time complexity while ranking in accordance with the formula (5) requires linear time. The problem of finding the rank of any permutation written as a sequence of numbers or as a product of cycles may be solved in two steps. First, the choice function for this permutation has to be determined using the O(n) algorithm given in [15]. Then, for ranking of the choice function, formula (5) is to be applied.

7 ON GENERATION OF PERMUTATIONS THROUGH DECOMPOSITION Hardware implementation. 589 In this section a circuit generating permutations is described that can be used for the local generation of permutations in parallel systems. The general structure of the circuit is shown in Fig. 2. A permutation network and a programming device are the main components Of the permutation generator. I n MEMORY PERMUTATION NETWORK "READ" DEV ICE t PROGRAMMER t / Fig. 2. The structure of the generator of permutations. The permutation network can realize any interconnection between its inlets I~... In and outlets O1... On. Networks with this property are referred to in the literature as rearrangeable interconnection neworks. After establishing the initial state of the network by the programmer, the first permutation is obtained. Then, under the pulse from the programmer the network goes to next states and new permutations are realized. After presenting the general idea of the permutation generator a more detailed description of the circuit follows. The triangular permutation network is built from two-state cells (see Fig. 3.). Each cell requires a separate control signal. The circuit realizing this control is organized in the following way. With every ith column of the triangular network (2 < i < n), the ith ring counter is associated with the initial state from the "l-out-of-/" code. All column ring counters form the parallel counter with n! different states. The asynchronous setting up of each ring counter and resetting of the whole parallel counter are provided. If thejth bit of the ith ring counter bi = 1, for 1 < j < i - 1, then in the ith column of the network only one cell denoted by ~i is activated to realize the "interchange" state.- If b = 1 then all cells in the ith column of the network are in the "identity" state. The initial states of the ring counters in the control unit are computed by the UNRANKING algorithm and set up according to table A. Then, under the pulse from the programmer, the cells of the triangular network are activated in texicographic order defined on the set of all choice

8 590 ZBIGNIEW KOKOSII~ISKI a) i I 1 z i J 01 b) i i bi=l J Oq Fig. 3. Triangular permutation network: a) cell in the "identity" state; b) cell in the "interchange" state; c) network for n = 4 and decomposition scheme (3). functions f ~ x T~. The output of the AND gate, which realizes the Boolean product tel of bits b "-... I bl- 1 forms the clock pulse for the (i - 1)st ring counter (triggering on the falling edge is assumed). The external clock pulse is connected to the clock input of the nth ring counter. The construction of the control circuit allows us to preserve the cellular structure of the circuit since flip-flops of the ring counters may be distributed among the cells of the triangular network. The regular topology of the generator is of great importance from the point of view of VLSI design. 6. Partitioning of the set of instances. Results presented in the previous sections may be immediately applied to the local permutation generation for any number of parallel processors. In order to generate all n! permutations in any SIMD system with N processors, the subsets of permutations must be distributed uniformly among the processors: N - 1 generators will generate [n!/n] permutations and the Nth generator will generate only (n! - (N -- 1) [n!/n]) permutations The initial choice functions for the sequence of numbers NR: 1, rn!/n] + 1, 2[n!/N] (N - 1)[n!/N] + 1 can be computed at the same time according to the UNRANKING algorithm. Then, in [n!/n] steps all n! permutations will be generated. When an MIMD computer organization is assumed, the partition of n! permutations among the processors need not be symmetric.

9 ON GENERATION OF PERMUTATIONS THROUGH DECOMPOSITION REFERENCES 1. S. G. Akl, A new algorithm for generating derangements, BIT 20(1980), G. H. Chen Ma w Sheng Chern Parallel generati n f permutati ns and c mbinati ns BIT 26 (1986) M. Cosnard, A. G. Ferreira, Generating permutations on a VLSI suitable linear network, The Computer Journal 32, 6 (1989), M.C. Er Ef cientgenerati n fstackpermutati nsinlexic graphical rder J urnal finf rmati n Processing 9, i (1985), M. Garey, D. S. Johnson, Computers and Intractability. A Guide to the Theory of NP-completeness, W. H. Freeman and Co., San Francisco (1979). 6. P. Gupta, G. P. Bhattacharjee, Parallel derangement generation algorithm, BIT 29 (1989), P. Gupta, G. P. Bhattacharjee, Parallel generation of permutations, The Computer Journal 26, 2 (1983), M. Hall, L J. Paige, Complete mappings of finite groups, Pacific Journal of Math. (1955), M. Hall, The Theory of Groups, Macmillan, New York (1959). 10. W. H. Kautz, K. N. Levitt, A. Waksman, Cellular interconneection arrays, IEEE Transactions on Computers, 17, 5 (1968), A. Kapralski, New methods for generation permutations, combinations and other combinatorial objects in parallel, to appear. 12. W. Lipski, More on permutation generation methods, Computing 23 (1979), L. Mirsky, Transversal Theory, Academic Press, N. Y., M. Mor, A. S. Fraenkel, Permutation generation on vector processors, The Computer Journal, 25, 4 (1982), A. Y. Oru~, A. M. Oru~, Programming cellular permutation networks through decomposition of symmetric groups, IEEE Transactions on Computers 36, 7 (1987), E. M, Reing ld J Nievergelt N De C mbinat rial Alg rithms The ry and Pra tice Prentice Hall Inc., Englewood Cliffs, N.J., R. Sedgewick, Permutation generation methods, Computing Survey 9, 2 (1977), I.Semba Generati n fstackseq encesinlexic raphical rder J urna finf rmati npr cessing5 1 (1982), S. Zaks, A new algorithm for generation of permutations, BIT 24 (1984),

Permutation Generation on Vector Processors

Permutation Generation on Vector Processors Permutation Generation on Vector Processors M. Mor and A. S. Fraenkel* Department of Applied Mathematics, The Weizmann Institute of Science, Rehovot, Israel 700 An efficient algorithm for generating a

More information

17. Symmetries. Thus, the example above corresponds to the matrix: We shall now look at how permutations relate to trees.

17. Symmetries. Thus, the example above corresponds to the matrix: We shall now look at how permutations relate to trees. 7 Symmetries 7 Permutations A permutation of a set is a reordering of its elements Another way to look at it is as a function Φ that takes as its argument a set of natural numbers of the form {, 2,, n}

More information

Solutions to Exercises Chapter 6: Latin squares and SDRs

Solutions to Exercises Chapter 6: Latin squares and SDRs Solutions to Exercises Chapter 6: Latin squares and SDRs 1 Show that the number of n n Latin squares is 1, 2, 12, 576 for n = 1, 2, 3, 4 respectively. (b) Prove that, up to permutations of the rows, columns,

More information

Permutations. = f 1 f = I A

Permutations. = f 1 f = I A Permutations. 1. Definition (Permutation). A permutation of a set A is a bijective function f : A A. The set of all permutations of A is denoted by Perm(A). 2. If A has cardinality n, then Perm(A) has

More information

STRATEGY AND COMPLEXITY OF THE GAME OF SQUARES

STRATEGY AND COMPLEXITY OF THE GAME OF SQUARES STRATEGY AND COMPLEXITY OF THE GAME OF SQUARES FLORIAN BREUER and JOHN MICHAEL ROBSON Abstract We introduce a game called Squares where the single player is presented with a pattern of black and white

More information

Chapter 1. The alternating groups. 1.1 Introduction. 1.2 Permutations

Chapter 1. The alternating groups. 1.1 Introduction. 1.2 Permutations Chapter 1 The alternating groups 1.1 Introduction The most familiar of the finite (non-abelian) simple groups are the alternating groups A n, which are subgroups of index 2 in the symmetric groups S n.

More information

Computer Architecture: Part II. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

Computer Architecture: Part II. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Computer Architecture: Part II First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Outline Combinational Circuits Flips Flops Flops Sequential Circuits 204231: Computer

More information

Mahendra Engineering College, Namakkal, Tamilnadu, India.

Mahendra Engineering College, Namakkal, Tamilnadu, India. Implementation of Modified Booth Algorithm for Parallel MAC Stephen 1, Ravikumar. M 2 1 PG Scholar, ME (VLSI DESIGN), 2 Assistant Professor, Department ECE Mahendra Engineering College, Namakkal, Tamilnadu,

More information

Enumeration of Two Particular Sets of Minimal Permutations

Enumeration of Two Particular Sets of Minimal Permutations 3 47 6 3 Journal of Integer Sequences, Vol. 8 (05), Article 5.0. Enumeration of Two Particular Sets of Minimal Permutations Stefano Bilotta, Elisabetta Grazzini, and Elisa Pergola Dipartimento di Matematica

More information

Combinatorics and Intuitive Probability

Combinatorics and Intuitive Probability Chapter Combinatorics and Intuitive Probability The simplest probabilistic scenario is perhaps one where the set of possible outcomes is finite and these outcomes are all equally likely. A subset of the

More information

5 Symmetric and alternating groups

5 Symmetric and alternating groups MTHM024/MTH714U Group Theory Notes 5 Autumn 2011 5 Symmetric and alternating groups In this section we examine the alternating groups A n (which are simple for n 5), prove that A 5 is the unique simple

More information

Permutation Generation Method on Evaluating Determinant of Matrices

Permutation Generation Method on Evaluating Determinant of Matrices Article International Journal of Modern Mathematical Sciences, 2013, 7(1): 12-25 International Journal of Modern Mathematical Sciences Journal homepage:www.modernscientificpress.com/journals/ijmms.aspx

More information

SYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS

SYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS SYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS MARIA RIZZI, MICHELE MAURANTONIO, BENIAMINO CASTAGNOLO Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari v. E. Orabona,

More information

Vol. 5, No. 6 June 2014 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.

Vol. 5, No. 6 June 2014 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved. Optimal Synthesis of Finite State Machines with Universal Gates using Evolutionary Algorithm 1 Noor Ullah, 2 Khawaja M.Yahya, 3 Irfan Ahmed 1, 2, 3 Department of Electrical Engineering University of Engineering

More information

Design and Characterization of 16 Bit Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm

Design and Characterization of 16 Bit Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm Design and Characterization of 16 Bit Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm Vijay Dhar Maurya 1, Imran Ullah Khan 2 1 M.Tech Scholar, 2 Associate Professor (J), Department of

More information

TIME encoding of a band-limited function,,

TIME encoding of a band-limited function,, 672 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 8, AUGUST 2006 Time Encoding Machines With Multiplicative Coupling, Feedforward, and Feedback Aurel A. Lazar, Fellow, IEEE

More information

Gray code and loopless algorithm for the reflection group D n

Gray code and loopless algorithm for the reflection group D n PU.M.A. Vol. 17 (2006), No. 1 2, pp. 135 146 Gray code and loopless algorithm for the reflection group D n James Korsh Department of Computer Science Temple University and Seymour Lipschutz Department

More information

The number of mates of latin squares of sizes 7 and 8

The number of mates of latin squares of sizes 7 and 8 The number of mates of latin squares of sizes 7 and 8 Megan Bryant James Figler Roger Garcia Carl Mummert Yudishthisir Singh Working draft not for distribution December 17, 2012 Abstract We study the number

More information

Heuristic Search with Pre-Computed Databases

Heuristic Search with Pre-Computed Databases Heuristic Search with Pre-Computed Databases Tsan-sheng Hsu tshsu@iis.sinica.edu.tw http://www.iis.sinica.edu.tw/~tshsu 1 Abstract Use pre-computed partial results to improve the efficiency of heuristic

More information

How Many Mates Can a Latin Square Have?

How Many Mates Can a Latin Square Have? How Many Mates Can a Latin Square Have? Megan Bryant mrlebla@g.clemson.edu Roger Garcia garcroge@kean.edu James Figler figler@live.marshall.edu Yudhishthir Singh ysingh@crimson.ua.edu Marshall University

More information

28,800 Extremely Magic 5 5 Squares Arthur Holshouser. Harold Reiter.

28,800 Extremely Magic 5 5 Squares Arthur Holshouser. Harold Reiter. 28,800 Extremely Magic 5 5 Squares Arthur Holshouser 3600 Bullard St. Charlotte, NC, USA Harold Reiter Department of Mathematics, University of North Carolina Charlotte, Charlotte, NC 28223, USA hbreiter@uncc.edu

More information

Dyck paths, standard Young tableaux, and pattern avoiding permutations

Dyck paths, standard Young tableaux, and pattern avoiding permutations PU. M. A. Vol. 21 (2010), No.2, pp. 265 284 Dyck paths, standard Young tableaux, and pattern avoiding permutations Hilmar Haukur Gudmundsson The Mathematics Institute Reykjavik University Iceland e-mail:

More information

The Place of Group Theory in Decision-Making in Organizational Management A case of 16- Puzzle

The Place of Group Theory in Decision-Making in Organizational Management A case of 16- Puzzle IOSR Journal of Mathematics (IOSR-JM) e-issn: 2278-5728,p-ISSN: 2319-765X, Volume 7, Issue 6 (Sep. - Oct. 2013), PP 17-22 The Place of Group Theory in Decision-Making in Organizational Management A case

More information

Pattern Avoidance in Unimodal and V-unimodal Permutations

Pattern Avoidance in Unimodal and V-unimodal Permutations Pattern Avoidance in Unimodal and V-unimodal Permutations Dido Salazar-Torres May 16, 2009 Abstract A characterization of unimodal, [321]-avoiding permutations and an enumeration shall be given.there is

More information

Permutation Groups. Definition and Notation

Permutation Groups. Definition and Notation 5 Permutation Groups Wigner s discovery about the electron permutation group was just the beginning. He and others found many similar applications and nowadays group theoretical methods especially those

More information

Lecture 2.3: Symmetric and alternating groups

Lecture 2.3: Symmetric and alternating groups Lecture 2.3: Symmetric and alternating groups Matthew Macauley Department of Mathematical Sciences Clemson University http://www.math.clemson.edu/~macaule/ Math 4120, Modern Algebra M. Macauley (Clemson)

More information

Partitions and Permutations

Partitions and Permutations Chapter 5 Partitions and Permutations 5.1 Stirling Subset Numbers 5.2 Stirling Cycle Numbers 5.3 Inversions and Ascents 5.4 Derangements 5.5 Exponential Generating Functions 5.6 Posets and Lattices 1 2

More information

Permutation Groups. Every permutation can be written as a product of disjoint cycles. This factorization is unique up to the order of the factors.

Permutation Groups. Every permutation can be written as a product of disjoint cycles. This factorization is unique up to the order of the factors. Permutation Groups 5-9-2013 A permutation of a set X is a bijective function σ : X X The set of permutations S X of a set X forms a group under function composition The group of permutations of {1,2,,n}

More information

A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE

A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE MS. V.NIVEDITHA 1,D.MARUTHI KUMAR 2 1 PG Scholar in M.Tech, 2 Assistant Professor, Dept. of E.C.E,Srinivasa Ramanujan Institute

More information

Greedy Flipping of Pancakes and Burnt Pancakes

Greedy Flipping of Pancakes and Burnt Pancakes Greedy Flipping of Pancakes and Burnt Pancakes Joe Sawada a, Aaron Williams b a School of Computer Science, University of Guelph, Canada. Research supported by NSERC. b Department of Mathematics and Statistics,

More information

Adventures with Rubik s UFO. Bill Higgins Wittenberg University

Adventures with Rubik s UFO. Bill Higgins Wittenberg University Adventures with Rubik s UFO Bill Higgins Wittenberg University Introduction Enro Rubik invented the puzzle which is now known as Rubik s Cube in the 1970's. More than 100 million cubes have been sold worldwide.

More information

Lossy Compression of Permutations

Lossy Compression of Permutations 204 IEEE International Symposium on Information Theory Lossy Compression of Permutations Da Wang EECS Dept., MIT Cambridge, MA, USA Email: dawang@mit.edu Arya Mazumdar ECE Dept., Univ. of Minnesota Twin

More information

MA 524 Midterm Solutions October 16, 2018

MA 524 Midterm Solutions October 16, 2018 MA 524 Midterm Solutions October 16, 2018 1. (a) Let a n be the number of ordered tuples (a, b, c, d) of integers satisfying 0 a < b c < d n. Find a closed formula for a n, as well as its ordinary generating

More information

THE SIGN OF A PERMUTATION

THE SIGN OF A PERMUTATION THE SIGN OF A PERMUTATION KEITH CONRAD 1. Introduction Throughout this discussion, n 2. Any cycle in S n is a product of transpositions: the identity (1) is (12)(12), and a k-cycle with k 2 can be written

More information

Contemplation of Synchronous Gray Code Counter and its Variants using Reversible Logic Gates

Contemplation of Synchronous Gray Code Counter and its Variants using Reversible Logic Gates Contemplation of Synchronous Gray Code Counter and its Variants using Reversible Logic Gates Rakshith Saligram Dept. of Electronics and Communication B M S College Of Engineering Bangalore, India rsaligram@gmail.com

More information

On Built-In Self-Test for Adders

On Built-In Self-Test for Adders On Built-In Self-Test for s Mary D. Pulukuri and Charles E. Stroud Dept. of Electrical and Computer Engineering, Auburn University, Alabama Abstract - We evaluate some previously proposed test approaches

More information

FPGA Implementation of Adaptive Noise Canceller

FPGA Implementation of Adaptive Noise Canceller Khalil: FPGA Implementation of Adaptive Noise Canceller FPGA Implementation of Adaptive Noise Canceller Rafid Ahmed Khalil Department of Mechatronics Engineering Aws Hazim saber Department of Electrical

More information

IES Digital Mock Test

IES Digital Mock Test . The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code

More information

Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier

Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier Modified Booth Encoding Multiplier for both Signed and Unsigned Radix Based Multi-Modulus Multiplier M.Shiva Krushna M.Tech, VLSI Design, Holy Mary Institute of Technology And Science, Hyderabad, T.S,

More information

Latin Squares for Elementary and Middle Grades

Latin Squares for Elementary and Middle Grades Latin Squares for Elementary and Middle Grades Yul Inn Fun Math Club email: Yul.Inn@FunMathClub.com web: www.funmathclub.com Abstract: A Latin square is a simple combinatorial object that arises in many

More information

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL

High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,

More information

Programming Cellular Permutation Networks Through Decomposition of Symmetric Groups

Programming Cellular Permutation Networks Through Decomposition of Symmetric Groups 802 IEEE TRANSACTIONS ON COMPUTERS, VOL. C-36, NO. 7, JULY 1987 Programming Cellular Permutation Networks Through Decomposition of Symmetric Groups A. YAVUZ ORUC, MEMBER, IEEE, AND M. YAMAN ORUC Abstract-A

More information

Integrated Strategy for Generating Permutation

Integrated Strategy for Generating Permutation Int J Contemp Math Sciences, Vol 6, 011, no 4, 1167-1174 Integrated Strategy for Generating Permutation Sharmila Karim 1, Zurni Omar and Haslinda Ibrahim Quantitative Sciences Building College of Arts

More information

Digital Logic Circuits

Digital Logic Circuits Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals

More information

An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog

An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog 1 P.Sanjeeva Krishna Reddy, PG Scholar in VLSI Design, 2 A.M.Guna Sekhar Assoc.Professor 1 appireddigarichaitanya@gmail.com,

More information

Week 1. 1 What Is Combinatorics?

Week 1. 1 What Is Combinatorics? 1 What Is Combinatorics? Week 1 The question that what is combinatorics is similar to the question that what is mathematics. If we say that mathematics is about the study of numbers and figures, then combinatorics

More information

DIGITAL ELECTRONICS QUESTION BANK

DIGITAL ELECTRONICS QUESTION BANK DIGITAL ELECTRONICS QUESTION BANK Section A: 1. Which of the following are analog quantities, and which are digital? (a) Number of atoms in a simple of material (b) Altitude of an aircraft (c) Pressure

More information

Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits

Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): 694-084 www.ijcsi.org Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits Parisa

More information

Performance Analysis of Multipliers in VLSI Design

Performance Analysis of Multipliers in VLSI Design Performance Analysis of Multipliers in VLSI Design Lunius Hepsiba P 1, Thangam T 2 P.G. Student (ME - VLSI Design), PSNA College of, Dindigul, Tamilnadu, India 1 Associate Professor, Dept. of ECE, PSNA

More information

X = {1, 2,...,n} n 1f 2f 3f... nf

X = {1, 2,...,n} n 1f 2f 3f... nf Section 11 Permutations Definition 11.1 Let X be a non-empty set. A bijective function f : X X will be called a permutation of X. Consider the case when X is the finite set with n elements: X {1, 2,...,n}.

More information

arxiv:cs/ v3 [cs.ds] 9 Jul 2003

arxiv:cs/ v3 [cs.ds] 9 Jul 2003 Permutation Generation: Two New Permutation Algorithms JIE GAO and DIANJUN WANG Tsinghua University, Beijing, China arxiv:cs/0306025v3 [cs.ds] 9 Jul 2003 Abstract. Two completely new algorithms for generating

More information

Permutations P-seuences n = 4 n = 5 n = 4 n =

Permutations P-seuences n = 4 n = 5 n = 4 n = Generating Alternating Permutations Lexicographically Bruce Bauslaugh and Frank Ruskey Department of Computer Science University of Victoria, Victoria, B.C. V8W 2Y2, Canada Abstract A permutation 1 2 n

More information

Weighted Polya Theorem. Solitaire

Weighted Polya Theorem. Solitaire Weighted Polya Theorem. Solitaire Sasha Patotski Cornell University ap744@cornell.edu December 15, 2015 Sasha Patotski (Cornell University) Weighted Polya Theorem. Solitaire December 15, 2015 1 / 15 Cosets

More information

Section II.9. Orbits, Cycles, and the Alternating Groups

Section II.9. Orbits, Cycles, and the Alternating Groups II.9 Orbits, Cycles, Alternating Groups 1 Section II.9. Orbits, Cycles, and the Alternating Groups Note. In this section, we explore permutations more deeply and introduce an important subgroup of S n.

More information

An Efficient Design of Parallel Pipelined FFT Architecture

An Efficient Design of Parallel Pipelined FFT Architecture www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 3, Issue 10 October, 2014 Page No. 8926-8931 An Efficient Design of Parallel Pipelined FFT Architecture Serin

More information

logic system Outputs The addition of feedback means that the state of the circuit may change with time; it is sequential. logic system Outputs

logic system Outputs The addition of feedback means that the state of the circuit may change with time; it is sequential. logic system Outputs Sequential Logic The combinational logic circuits we ve looked at so far, whether they be simple gates or more complex circuits have clearly separated inputs and outputs. A change in the input produces

More information

An Efficient Method for Implementation of Convolution

An Efficient Method for Implementation of Convolution IAAST ONLINE ISSN 2277-1565 PRINT ISSN 0976-4828 CODEN: IAASCA International Archive of Applied Sciences and Technology IAAST; Vol 4 [2] June 2013: 62-69 2013 Society of Education, India [ISO9001: 2008

More information

Permutation group and determinants. (Dated: September 19, 2018)

Permutation group and determinants. (Dated: September 19, 2018) Permutation group and determinants (Dated: September 19, 2018) 1 I. SYMMETRIES OF MANY-PARTICLE FUNCTIONS Since electrons are fermions, the electronic wave functions have to be antisymmetric. This chapter

More information

Strings. A string is a list of symbols in a particular order.

Strings. A string is a list of symbols in a particular order. Ihor Stasyuk Strings A string is a list of symbols in a particular order. Strings A string is a list of symbols in a particular order. Examples: 1 3 0 4 1-12 is a string of integers. X Q R A X P T is a

More information

Gray code for permutations with a fixed number of cycles

Gray code for permutations with a fixed number of cycles Discrete Mathematics ( ) www.elsevier.com/locate/disc Gray code for permutations with a fixed number of cycles Jean-Luc Baril LE2I UMR-CNRS 5158, Université de Bourgogne, B.P. 47 870, 21078 DIJON-Cedex,

More information

On uniquely k-determined permutations

On uniquely k-determined permutations On uniquely k-determined permutations Sergey Avgustinovich and Sergey Kitaev 16th March 2007 Abstract Motivated by a new point of view to study occurrences of consecutive patterns in permutations, we introduce

More information

A Low Power Single Phase Clock Distribution Multiband Network

A Low Power Single Phase Clock Distribution Multiband Network A Low Power Single Phase Clock Distribution Multiband Network A.Adinarayana Asst.prof Princeton College of Engineering and Technology. Abstract : Frequency synthesizer is one of the important elements

More information

EXPLAINING THE SHAPE OF RSK

EXPLAINING THE SHAPE OF RSK EXPLAINING THE SHAPE OF RSK SIMON RUBINSTEIN-SALZEDO 1. Introduction There is an algorithm, due to Robinson, Schensted, and Knuth (henceforth RSK), that gives a bijection between permutations σ S n and

More information

ENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER

ENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER ENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER 1 ZUBER M. PATEL 1 S V National Institute of Technology, Surat, Gujarat, Inida E-mail: zuber_patel@rediffmail.com Abstract- This paper presents

More information

Sno Projects List IEEE. High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations

Sno Projects List IEEE. High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations Sno Projects List IEEE 1 High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations 2 A Generalized Algorithm And Reconfigurable Architecture For Efficient And Scalable

More information

A PageRank Algorithm based on Asynchronous Gauss-Seidel Iterations

A PageRank Algorithm based on Asynchronous Gauss-Seidel Iterations Simulation A PageRank Algorithm based on Asynchronous Gauss-Seidel Iterations D. Silvestre, J. Hespanha and C. Silvestre 2018 American Control Conference Milwaukee June 27-29 2018 Silvestre, Hespanha and

More information

Design and Analysis of RNS Based FIR Filter Using Verilog Language

Design and Analysis of RNS Based FIR Filter Using Verilog Language International Journal of Computational Engineering & Management, Vol. 16 Issue 6, November 2013 www..org 61 Design and Analysis of RNS Based FIR Filter Using Verilog Language P. Samundiswary 1, S. Kalpana

More information

Block 1 - Sets and Basic Combinatorics. Main Topics in Block 1:

Block 1 - Sets and Basic Combinatorics. Main Topics in Block 1: Block 1 - Sets and Basic Combinatorics Main Topics in Block 1: A short revision of some set theory Sets and subsets. Venn diagrams to represent sets. Describing sets using rules of inclusion. Set operations.

More information

7.4 Permutations and Combinations

7.4 Permutations and Combinations 7.4 Permutations and Combinations The multiplication principle discussed in the preceding section can be used to develop two additional counting devices that are extremely useful in more complicated counting

More information

Keywords: Adaptive filtering, LMS algorithm, Noise cancellation, VHDL Design, Signal to noise ratio (SNR), Convergence Speed.

Keywords: Adaptive filtering, LMS algorithm, Noise cancellation, VHDL Design, Signal to noise ratio (SNR), Convergence Speed. Implementation of Efficient Adaptive Noise Canceller using Least Mean Square Algorithm Mr.A.R. Bokey, Dr M.M.Khanapurkar (Electronics and Telecommunication Department, G.H.Raisoni Autonomous College, India)

More information

Digital Integrated CircuitDesign

Digital Integrated CircuitDesign Digital Integrated CircuitDesign Lecture 13 Building Blocks (Multipliers) Register Adder Shift Register Adib Abrishamifar EE Department IUST Acknowledgement This lecture note has been summarized and categorized

More information

Discrete Mathematics with Applications MATH236

Discrete Mathematics with Applications MATH236 Discrete Mathematics with Applications MATH236 Dr. Hung P. Tong-Viet School of Mathematics, Statistics and Computer Science University of KwaZulu-Natal Pietermaritzburg Campus Semester 1, 2013 Tong-Viet

More information

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

More information

GLOSSARY. a * (b * c) = (a * b) * c. A property of operations. An operation * is called associative if:

GLOSSARY. a * (b * c) = (a * b) * c. A property of operations. An operation * is called associative if: Associativity A property of operations. An operation * is called associative if: a * (b * c) = (a * b) * c for every possible a, b, and c. Axiom For Greek geometry, an axiom was a 'self-evident truth'.

More information

Perfect Difference Families and Related Variable-Weight Optical Orthogonal Codess

Perfect Difference Families and Related Variable-Weight Optical Orthogonal Codess Perfect Difference Families and Related Variable-Weight Optical Orthogonal Codess D. Wu, M. Cheng, Z. Chen Department of Mathematics Guangxi Normal University Guilin 541004, China Abstract Perfect (v,

More information

Bounding the Size of k-tuple Covers

Bounding the Size of k-tuple Covers Bounding the Size of k-tuple Covers Wolfgang Bein School of Computer Science Center for the Advanced Study of Algorithms University of Nevada, Las Vegas bein@egr.unlv.edu Linda Morales Department of Computer

More information

Chapter 3 PRINCIPLE OF INCLUSION AND EXCLUSION

Chapter 3 PRINCIPLE OF INCLUSION AND EXCLUSION Chapter 3 PRINCIPLE OF INCLUSION AND EXCLUSION 3.1 The basics Consider a set of N obects and r properties that each obect may or may not have each one of them. Let the properties be a 1,a,..., a r. Let

More information

A New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology

A New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology Inf. Sci. Lett. 2, No. 3, 159-164 (2013) 159 Information Sciences Letters An International Journal http://dx.doi.org/10.12785/isl/020305 A New network multiplier using modified high order encoder and optimized

More information

Finite Math - Fall 2016

Finite Math - Fall 2016 Finite Math - Fall 206 Lecture Notes - /28/206 Section 7.4 - Permutations and Combinations There are often situations in which we have to multiply many consecutive numbers together, for example, in examples

More information

PERFORMANCE COMPARISON OF HIGHER RADIX BOOTH MULTIPLIER USING 45nm TECHNOLOGY

PERFORMANCE COMPARISON OF HIGHER RADIX BOOTH MULTIPLIER USING 45nm TECHNOLOGY PERFORMANCE COMPARISON OF HIGHER RADIX BOOTH MULTIPLIER USING 45nm TECHNOLOGY JasbirKaur 1, Sumit Kumar 2 Asst. Professor, Department of E & CE, PEC University of Technology, Chandigarh, India 1 P.G. Student,

More information

Applications of AI for Magic Squares

Applications of AI for Magic Squares Applications of AI for Magic Squares Jared Weed arxiv:1602.01401v1 [math.ho] 3 Feb 2016 Department of Mathematical Sciences Worcester Polytechnic Institute Worcester, Massachusetts 01609-2280 Email: jmweed@wpi.edu

More information

Multiple Input Multiple Output (MIMO) Operation Principles

Multiple Input Multiple Output (MIMO) Operation Principles Afriyie Abraham Kwabena Multiple Input Multiple Output (MIMO) Operation Principles Helsinki Metropolia University of Applied Sciences Bachlor of Engineering Information Technology Thesis June 0 Abstract

More information

A Survey on Power Reduction Techniques in FIR Filter

A Survey on Power Reduction Techniques in FIR Filter A Survey on Power Reduction Techniques in FIR Filter 1 Pooja Madhumatke, 2 Shubhangi Borkar, 3 Dinesh Katole 1, 2 Department of Computer Science & Engineering, RTMNU, Nagpur Institute of Technology Nagpur,

More information

MAS336 Computational Problem Solving. Problem 3: Eight Queens

MAS336 Computational Problem Solving. Problem 3: Eight Queens MAS336 Computational Problem Solving Problem 3: Eight Queens Introduction Francis J. Wright, 2007 Topics: arrays, recursion, plotting, symmetry The problem is to find all the distinct ways of choosing

More information

European Journal of Combinatorics. Staircase rook polynomials and Cayley s game of Mousetrap

European Journal of Combinatorics. Staircase rook polynomials and Cayley s game of Mousetrap European Journal of Combinatorics 30 (2009) 532 539 Contents lists available at ScienceDirect European Journal of Combinatorics journal homepage: www.elsevier.com/locate/ejc Staircase rook polynomials

More information

Senior Math Circles February 10, 2010 Game Theory II

Senior Math Circles February 10, 2010 Game Theory II 1 University of Waterloo Faculty of Mathematics Centre for Education in Mathematics and Computing Senior Math Circles February 10, 2010 Game Theory II Take-Away Games Last Wednesday, you looked at take-away

More information

Module-20 Shift Registers

Module-20 Shift Registers 1 Module-20 Shift Registers 1. Introduction 2. Types of shift registers 2.1 Serial In Serial Out (SISO) register 2.2 Serial In Parallel Out (SIPO) register 2.3 Parallel In Parallel Out (PIPO) register

More information

Chained Permutations. Dylan Heuer. North Dakota State University. July 26, 2018

Chained Permutations. Dylan Heuer. North Dakota State University. July 26, 2018 Chained Permutations Dylan Heuer North Dakota State University July 26, 2018 Three person chessboard Three person chessboard Three person chessboard Three person chessboard - Rearranged Two new families

More information

PROJECT 5: DESIGNING A VOICE MODEM. Instructor: Amir Asif

PROJECT 5: DESIGNING A VOICE MODEM. Instructor: Amir Asif PROJECT 5: DESIGNING A VOICE MODEM Instructor: Amir Asif CSE4214: Digital Communications (Fall 2012) Computer Science and Engineering, York University 1. PURPOSE In this laboratory project, you will design

More information

PD-SETS FOR CODES RELATED TO FLAG-TRANSITIVE SYMMETRIC DESIGNS. Communicated by Behruz Tayfeh Rezaie. 1. Introduction

PD-SETS FOR CODES RELATED TO FLAG-TRANSITIVE SYMMETRIC DESIGNS. Communicated by Behruz Tayfeh Rezaie. 1. Introduction Transactions on Combinatorics ISSN (print): 2251-8657, ISSN (on-line): 2251-8665 Vol. 7 No. 1 (2018), pp. 37-50. c 2018 University of Isfahan www.combinatorics.ir www.ui.ac.ir PD-SETS FOR CODES RELATED

More information

Design of a High Throughput 128-bit AES (Rijndael Block Cipher)

Design of a High Throughput 128-bit AES (Rijndael Block Cipher) Design of a High Throughput 128-bit AES (Rijndael Block Cipher Tanzilur Rahman, Shengyi Pan, Qi Zhang Abstract In this paper a hardware implementation of a high throughput 128- bits Advanced Encryption

More information

Yet Another Triangle for the Genocchi Numbers

Yet Another Triangle for the Genocchi Numbers Europ. J. Combinatorics (2000) 21, 593 600 Article No. 10.1006/eujc.1999.0370 Available online at http://www.idealibrary.com on Yet Another Triangle for the Genocchi Numbers RICHARD EHRENBORG AND EINAR

More information

Biembeddings of Latin squares and Hamiltonian decompositions

Biembeddings of Latin squares and Hamiltonian decompositions Biembeddings of Latin squares and Hamiltonian decompositions M. J. Grannell, T. S. Griggs Department of Pure Mathematics The Open University Walton Hall Milton Keynes MK7 6AA UNITED KINGDOM M. Knor Department

More information

A FAMILY OF t-regular SELF-COMPLEMENTARY k-hypergraphs. Communicated by Behruz Tayfeh Rezaie. 1. Introduction

A FAMILY OF t-regular SELF-COMPLEMENTARY k-hypergraphs. Communicated by Behruz Tayfeh Rezaie. 1. Introduction Transactions on Combinatorics ISSN (print): 2251-8657, ISSN (on-line): 2251-8665 Vol. 6 No. 1 (2017), pp. 39-46. c 2017 University of Isfahan www.combinatorics.ir www.ui.ac.ir A FAMILY OF t-regular SELF-COMPLEMENTARY

More information

Computer Systems and Networks. ECPE 170 Jeff Shafer University of the Pacific. Digital Logic

Computer Systems and Networks. ECPE 170 Jeff Shafer University of the Pacific. Digital Logic ECPE 170 Jeff Shafer University of the Pacific Digital Logic 2 Homework Review 2.33(d) Convert 26.625 to IEEE 754 single precision floa9ng point: Format requirements for single precision (32 bit total

More information

Outline. Communications Engineering 1

Outline. Communications Engineering 1 Outline Introduction Signal, random variable, random process and spectra Analog modulation Analog to digital conversion Digital transmission through baseband channels Signal space representation Optimal

More information

MA/CSSE 473 Day 14. Permutations wrap-up. Subset generation. (Horner s method) Permutations wrap up Generating subsets of a set

MA/CSSE 473 Day 14. Permutations wrap-up. Subset generation. (Horner s method) Permutations wrap up Generating subsets of a set MA/CSSE 473 Day 14 Permutations wrap-up Subset generation (Horner s method) MA/CSSE 473 Day 14 Student questions Monday will begin with "ask questions about exam material time. Exam details are Day 16

More information

Arithmetic Structures for Inner-Product and Other Computations Based on a Latency-Free Bit-Serial Multiplier Design

Arithmetic Structures for Inner-Product and Other Computations Based on a Latency-Free Bit-Serial Multiplier Design Arithmetic Structures for Inner-Product and Other Computations Based on a Latency-Free Bit-Serial Multiplier Design Steve Haynal and Behrooz Parhami Department of Electrical and Computer Engineering University

More information

Periodic Complementary Sets of Binary Sequences

Periodic Complementary Sets of Binary Sequences International Mathematical Forum, 4, 2009, no. 15, 717-725 Periodic Complementary Sets of Binary Sequences Dragomir Ž. D oković 1 Department of Pure Mathematics, University of Waterloo Waterloo, Ontario,

More information

Math236 Discrete Maths with Applications

Math236 Discrete Maths with Applications Math236 Discrete Maths with Applications P. Ittmann UKZN, Pietermaritzburg Semester 1, 2012 Ittmann (UKZN PMB) Math236 2012 1 / 43 The Multiplication Principle Theorem Let S be a set of k-tuples (s 1,

More information