DIGITAL INTEGRATED CIRCUITS FALL 2003 ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "DIGITAL INTEGRATED CIRCUITS FALL 2003 ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS"

Transcription

1 ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS Prof. Herman Schmit HH 2108; x Prof. Andrzej J. Strojwas HH 2106; X

2 I. PURPOSE Analysis and Design of Digital Integrated Circuits (18-322) is intended to provide the electrical and computer engineering student with a familiarity to and an understanding of the analytical and computer skills required for the analysis, computer simulation, design, and computer-aided physical layout of digital integrated circuits, and the capacity to apply this knowledge with creative skill to a variety of applications in electrical and computer engineering. Analysis and Design of Digital Integrated Circuits (18-322) is preparatory for study in the field of Very Large Scale Integrated (VLSI) digital circuits and engineering practice. The course focuses upon the systematic analysis and design of basic digital integrated circuits in CMOS technology, with a brief description of BiCMOS integrated circuit technologies. Problem solving and creative circuit design techniques are emphasized throughout. II. COURSE OBJECTIVES The objectives of Analysis and Design of Digital Integrated Circuits (18-322) are for the electrical and computer engineering student to learn how to model, analyze, simulate, and design digital integrated circuits for engineering applications. These circuits can be comprised of independent voltage and current sources, linear circuit elements (resistors and capacitors), and MOSFET and/or bipolar transistors. The circuits are characterized under constant (dc) and pulse (transient) excitations. Analysis and Design of Digital Integrated Circuits (18-322) provides the foundation for subsequent courses in the design of digital integrated circuits and systems, and for electrical and computer engineering practice. Basic principles, methodologies, and ad hoc analysis and design techniques are emphasized. Specifically, Analysis and Design of Digital Integrated Circuits (18-322) is intended: (1) To provide the electrical and computer engineering student with a working knowledge of digital integrated devices, circuits, and properties. (2) To develop an understanding of the static and transient characteristics of digital integrated devices and circuits. (3) To introduce the principles of combinatorial and sequential digital integrated circuits. (4) To introduce the principles of digital integrated memory circuits and systems. (5) To introduce BiCMOS digital circuits. (6) To develop the student s ability to design a small chip using both synthesis-based and custom design flows. 2

3 (7) To develop the student's ability to simulate the electrical characteristics of digital integrated circuits using the SPICE program. (8) To develop the student's ability to simulate the logic functions of digital integrated circuits using the CADENCE VERILOG tools. (9) To develop the student's ability to recognize and synthesize the physical layout of digital integrated circuits using the CADENCE VIRTUOSO layout tools. III. COURSE CONTENTS The topics to be covered in Analysis and Design of Digital Integrated Circuits (18-322) are: An introduction to the fundamental principles, ideas, and methodologies for the analysis, simulation, and design of digital integrated circuits. Emphasis is on the analysis and design of CMOS, digital integrated circuits using DC and transient analysis techniques. Junction diode, MOSFET, and BJT characteristics; CMOS static inverter analyses; CMOS, inverter delay analyses; CMOS combinatorial and sequential gates; BiCMOS Circuits; MOS memory circuits and systems; SPICE circuit simulation techniques; VERILOG logic simulation techniques; CADENCE VIRTUOSO computer-aided physical layout techniques, RTL description of CMOS logic circuits for semi-custom design. IV. PLAN OF THE COURSE The subject matter of Analysis and Design of Digital Integrated Circuits (18-322) may be divided into 8 categories. (A Tentative Lecture and Examination Schedule is on page 8 of this Course Syllabus.) The categories and the approximate time to be devoted to each are: (1) Introduction to CMOS Circuit Design & Fabrication Process... 2 weeks (2) CMOS physical layout and CADENCE/Semi-custom design... 2 weeks (3) Interconnects... 1 week (4) CMOS combinatorial and sequential gates... 2 weeks (5) Low Power Design... 1 week (6) Introduction to CMOS Processes... 1 week (7) MOSFET and bipolar device characteristics... 1 week (8) Analysis of static CMOS Gates week (9) Delay Analysis... 1 week 3

4 (10) BiCMOS Technologies week (11) MOS memory circuits and systems... 1 week (12) Future trends in VLSI/ULSI Design and Manufacturing... 1 week V. READING MATERIALS TEXT: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, Digital Integrated Circuits: A Design Perspective. Second Edition, Prentice- Hall, 2003, ISBN VI. GRADING SYSTEM Final course grades will be computed according to the following: Tests (1) 20 % Final Examination (2) 30 % Labs (3) 30 % Homeworks (4) 20 % NOTES (1) The tests will be given on Tuesday, October 14 th and Tuesday, November 18 th. The tests and final examination are closed textbook and notes. The first test will cover material up to and including October 2nd. The second test will cover material presented up to and including the lecture on November 4 th. The final examination will be comprehensive. (2) The schedule for the closed-book final examination will be announced by the registrar. (3) Minimum requirements for the laboratory reports will be clearly specified by the TA. The grading breakdown for each individual lab will be given in advance as a part of the lab handouts. Attendance in each lab is mandatory. Laboratory projects will vary in duration from 1 to 6 weeks and will be assigned in accordance with the Tentative Laboratory Schedule on page 9 of this Course Outline. (4) Homework assignments will normally be due one week after assignment. A Tentative Homework Schedule is given on page 10 of this Course Outline. (5) MAKE-UP POLICY -- Only in cases of extenuating circumstances, to be approved by the course instructors in advance, will a student be allowed to make-up a missed test or 4

5 laboratory project report. When an apparent extenuating circumstance arises, the student must make every effort to inform the course instructors in advance of the test or laboratory report deadline. The make-up procedures for such omissions will be determined on an individual basis. VII. CHEATING AND PLAGIARISM Students are referred to the University Policy About Cheating and Plagiarism. The policy of this course will be to discourage cheating to the extent possible. Students caught cheating will be disciplined in accordance with the Department of Electrical and Computer Engineering and CMU policies. Students are encouraged to discuss assignments with one another. Unless otherwise specified, the material submitted for grading, however, must be the product of individual effort. VIII. CLASS SCHEDULE LECTURES Prof. Andrzej J. Strojwas and Prof. Herman Schmit (HH 2106: X83530) (HH 2108; X86470) Lecture TH 3:00 PM 4:20 PM DH 2210 RECITATIONS Recitation 1: F 10:30 11:20 AM Reed Taylor SH 224 Recitation 2: M 10:30 AM - 11:20 AM Vikas Chandra SH 422 Recitation 3: M 11:30 AM - 12:20 AM Slava Rovner BH 235B Note: Recitation sessions will begin with Recitation 1 on September 5,

6 LABORATORIES Section A: Vikas Chandra & T 6:30 PM - 9:20 PM Zachary Menegakis HH 1107 Section B: Reed Taylor & W 6:30 PM - 9:20 PM Rebecca Miller HH 1107 Section C: Slava Rovner & R 6:30 PM - 9:20 PM Zachary Menegakis & HH 1107 Rebecca Miller Note: Laboratory sessions will begin with Section A on September 2,

7 IX. OFFICE HOURS Professor Andrzej J. Strojwas Wednesday 4:00 to 6:00 pm HH 2106: X in office Professor Herman Schmit Wednesday 4:00 to 6:00 pm HH 2108: X in office TA s (In Computer Cluster HH1107) Vikas Chandra day/tba time/tba Zachary Menegakis day TBA time/tba Rebecca Miller day TBA time/tba Slava Rovner day TBA time/tba Reed Taylor day TBA time/tba Yaping Zhan (grader) day TBA time/tba Course Secretary Judy Bandola HH 2107: X :00 am 4:30 pm THE WEB PAGE FOR THE 322 CLASS IS: 7

8 TENTATIVE LECTURE AND EXAMINATION SCHEDULE LECTURE DATE SUBJECT 1 Tue., 26 Aug. Introduction to CMOS Circuits. VLSI Design Flow 2 Thurs., 28 Aug. Basic CMOS Logic Design 3 Tue., 2 Sept. Introduction to CMOS Process: From Circuit to Silicon 4 Thurs., 4 Sept. MOSFET Device Model for Circuit Simulation 5 Tue., 9 Sept. Layout I: Custom Design Flow/CADENCE VIRTUOSO 6 Thurs., 11 Sept. Layout II: Floorplanning/Place & Route 7 Tue., 16 Sept. Transistor Sizing: Logical Effort 8 Thurs., 18 Sept. Interconnects I 9 Tue., 23 Sept. Registers 10 Thurs., 25 Sept. Registers, Clocks, and Clocking Schemes 11 Tue., 30 Sept. Interconnects II/Buffering techniques 12 Thurs., 2 Oct. Automatic Synthesis Design Flow/RTL 13 Tue., 7 Oct. CMOS Power Consumption/Low Power Design 14 Thurs., 9 Oct. Alternative Design Styles Tue., 14 Oct. EXAM I 15 Thurs., 16 Oct. CMOS Processes I 16 Tue. 21 Oct. CMOS Processes II 17 Thurs., 23 Oct. Device Modeling I (MOSFET) 18 Tue., 28 Oct. CMOS Gates: Sizing, VTC and Delay 19 Thurs., 30 Oct. CMOS Inverter: VTC and Delay 20 Tue., 4 Nov. Device Modeling II (BJT) & BJT Inverter 21 Thurs., 6 Nov. BiCMOS Circuits 22 Tue., 11 Nov. Overview of Semiconductor Memories 23 Thurs., 13 Nov. SRAM, DRAM and Flash Memories Tue., 18 Nov. EXAM II 24 Thurs., 20 Nov. VLSI Testing 25 Tue., 25 Nov. Big Project Review Thurs., 27 Nov. THANKSGIVING 26 Tue., 2 Dec. VLSI Design Trends. Final Project Results Review 27 Thurs., 4 Dec. VLSI Technology Trends. Final Exam Review/ Discussions 8

9 TENTATIVE LABORATORY SCHEDULE LABORATORY L1 - VERILOG Analysis and Design (1 week) Week of: 09/01 L2 - SPICE Analysis and Design (1 week) Week of: 09/08 L3 - VIRTUOSO and custom layout design (2 weeks) Weeks of: 09/15 & 9/22 L4 - Big Design Project (10 weeks) A: 09/30 D: 12/06 Synthesized Design: From RTL to Physical Design D: 10/07 Circuit Design and SPICE Verification (pre-layout) D: 10/31 VIRTUOSO layout design and verification D: 11/14 Final Project (Optimized Design) D: 11/25 Final report D: 12/05 9

10 TENTATIVE HOMEWORK SCHEDULE Assigned Due Date Topic 1 September 4 September 11 CMOS Logic Gates 2 September 11 September 18 MOSFET Characteristics 3 September 18 September 25 Transistor Sizing-Logical Effort 4 September 25 October 2 Interconnect I and Sequential Circuits 5 October 2 October 9 Interconnect II and RTL 6 October 16 October 23 CMOS Power & Alternative Design Styles 7 October 23 October 30 CMOS Cross Sections 8 October 30 November 6 MOSFET Inverters & Gates 9 November 6 November 13 CMOS Gates and Delay 10 November 13 November 20 BiCMOS Circuits. Memories 10

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations.

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations. 6.012 ELECTRONIC DEVICES AND CIRCUITS Schedule -- Fall 1995 (8/31/95 version) Recitation 1 -- Wednesday, Sept. 6: Review of 6.002 models for BJT. Discussion of models and modeling; motivate need to go

More information

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical

More information

EE 410: Integrated Circuit Fabrication Laboratory

EE 410: Integrated Circuit Fabrication Laboratory EE 410: Integrated Circuit Fabrication Laboratory 1 EE 410: Integrated Circuit Fabrication Laboratory Web Site: Instructor: http://www.stanford.edu/class/ee410 https://ccnet.stanford.edu/ee410/ (on CCNET)

More information

Academic Course Description. VL2004 CMOS Analog VLSI Second Semester, (Even semester)

Academic Course Description. VL2004 CMOS Analog VLSI Second Semester, (Even semester) Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2004 CMOS Analog VLSI Second Semester, 2013-14 (Even semester)

More information

Academic Course Description

Academic Course Description BEC702 Digital CMOS VLSI Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC702 Digital CMOS VLSI Seventh Semester

More information

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes Page 1 VL0306-VLSI Devices & Design L T P C EC0306 VLSI DEVICES AND DESIGN 2 2 0 3 Prerequisite : EC0205 & EC0203 Course outcomes the ability to identify, formulate and solve engineering problems i) Graduate

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Turn in your 0.18um NDA form by Thursday Sep 1 No

More information

0. Introduction to Microelectronic Circuits

0. Introduction to Microelectronic Circuits 0. Introduction to Microelectronic Circuits S. S. Dan and S. R. Zinka Department of Electrical & Electronics Engineering BITS Pilani, Hyderbad Campus January 18, 2016 Outline 1 Introduction 2 Course Contents

More information

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated Objectives History and road map of integrated circuits Application specific integrated circuits Design flow and tasks Electric design automation tools ASIC project MSDAP In 1951 William Shockley developed

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino ICT School Analog and Telecommunication Electronics A0 Course Introduction» Goals and contents» Course organization» Learning material» Reference system 15/03/2011-1 ATLCE - A0-2010

More information

CS 6135 VLSI Physical Design Automation Fall 2003

CS 6135 VLSI Physical Design Automation Fall 2003 CS 6135 VLSI Physical Design Automation Fall 2003 1 Course Information Class time: R789 Location: EECS 224 Instructor: Ting-Chi Wang ( ) EECS 643, (03) 5742963 tcwang@cs.nthu.edu.tw Office hours: M56R5

More information

ELEC 350L Electronics I Laboratory Fall 2012

ELEC 350L Electronics I Laboratory Fall 2012 ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used

More information

Academic Course Description. VL2107 CMOS Mixed Signal Circuit Design Third Semester, (Odd semester)

Academic Course Description. VL2107 CMOS Mixed Signal Circuit Design Third Semester, (Odd semester) Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2107 CMOS Mixed Signal Circuit Design Third Semester, 2014-15

More information

Introduction to Electronic Design Automation

Introduction to Electronic Design Automation Introduction to Electronic Design Automation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 2014 1 Design Automation? 2 Course Info (1/4) Instructor Jie-Hong

More information

Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET

Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET Microelectronics and Solid State Electronics 2013, 2(2): 24-28 DOI: 10.5923/j.msse.20130202.02 Sub-threshold Leakage Current Reduction Using Variable Gate Oxide Thickness (VGOT) MOSFET Keerti Kumar. K

More information

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.

More information

Modern Power Electronics Courses at UCF

Modern Power Electronics Courses at UCF Modern Power Electronics Courses at UCF Issa Batarseh, John Shen, and Sam Abdel-Rahman School of Electrical Engineering and Computer Science University of Central Florida Orlando, Florida, USA University

More information

Mixed Signal Virtual Components COLINE, a case study

Mixed Signal Virtual Components COLINE, a case study Mixed Signal Virtual Components COLINE, a case study J.F. POLLET - DOLPHIN INTEGRATION Meylan - FRANCE http://www.dolphin.fr Overview of the presentation Introduction COLINE, an example of Mixed Signal

More information

ECE 303 ELECTRONICS LABORATORY SPRING No labs meet this week. Course introduction & lab safety

ECE 303 ELECTRONICS LABORATORY SPRING No labs meet this week. Course introduction & lab safety ECE 303 ELECTRONICS LABORATORY SPRING 2018 Week of Jan. 8 Jan. 15 Jan. 22 Jan. 29 Feb. 5 Feb. 12 Feb. 19 Feb. 26 Mar. 5 Mar. 12 Mar. 19 Mar. 26 Apr. 2 Apr. 9 Apr. 16 Topic No labs meet this week Course

More information

Cmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc

Cmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 2, Ver. II (Mar.-Apr. 2017), PP 20-27 www.iosrjournals.org Cmos Full Adder and

More information

A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER

A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER C Mohan¹ and T Ravisekhar 2 ¹M. Tech (VLSI) Student, Sree Vidyanikethan Engineering College (Autonomous), Tirupati, India 2 Assistant Professor,

More information

Index terms: Analog to digital converter, Flash ADC, Pseudo NMOS logic, Pseudo Dynamic CMOS logic multi threshold voltage CMOS inverters.

Index terms: Analog to digital converter, Flash ADC, Pseudo NMOS logic, Pseudo Dynamic CMOS logic multi threshold voltage CMOS inverters. Low Power CMOS Flash ADC C Mohan, T Ravisekhar Abstract The present investigation proposes an efficient low power encoding scheme intended for a flash analog to digital converter. The designing of a thermometer

More information

COURSE SYLLABUS. ISE545: Technology Development and Implementation

COURSE SYLLABUS. ISE545: Technology Development and Implementation COURSE SYLLABUS ISE545: Technology Development and Implementation (a.k.a.: Open Technological Innovation in Competitive Global Market) Fall Semester, 2017 Chu-Yi Wang Ph.D. Candidate Aerospace and Mechanical

More information

ECE 683 Project Report. Winter Professor Steven Bibyk. Team Members. Saniya Bhome. Mayank Katyal. Daniel King. Gavin Lim.

ECE 683 Project Report. Winter Professor Steven Bibyk. Team Members. Saniya Bhome. Mayank Katyal. Daniel King. Gavin Lim. ECE 683 Project Report Winter 2006 Professor Steven Bibyk Team Members Saniya Bhome Mayank Katyal Daniel King Gavin Lim Abstract This report describes the use of Cadence software to simulate logic circuits

More information

MDLL & Slave Delay Line performance analysis using novel delay modeling

MDLL & Slave Delay Line performance analysis using novel delay modeling MDLL & Slave Delay Line performance analysis using novel delay modeling Abhijith Kashyap, Avinash S and Kalpesh Shah Backplane IP division, Texas Instruments, Bangalore, India E-mail : abhijith.r.kashyap@ti.com

More information

Introduction to Electronic Devices

Introduction to Electronic Devices Introduction to Electronic Devices (Course Number 300331) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.:

More information

NZQA registered unit standard version 1 Page 1 of 6

NZQA registered unit standard version 1 Page 1 of 6 Page 1 of 6 Title Demonstrate and apply fundamental knowledge of digital and analogue electronics for IMC technicians Level 3 Credits 12 Purpose This unit standard covers an introduction to digital and

More information

Introduction to Electronic Devices

Introduction to Electronic Devices (Course Number 300331) Fall 2006 Instructor: Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.: Apple Ref.: IBM Critical

More information

Using Transistor Roles in Teaching CMOS Integrated Circuits

Using Transistor Roles in Teaching CMOS Integrated Circuits Using Transistor Roles in Teaching CMOS Integrated Circuits G. S. KLIROS 1 and A. S. ANDREATOS 2 Department of Aeronautical Sciences (1) Div. of Electronics & Communications Engineering (2) Div. of Computer

More information

Design Analysis of 1-bit Comparator using 45nm Technology

Design Analysis of 1-bit Comparator using 45nm Technology Design Analysis of 1-bit Comparator using 45nm Technology Pardeep Sharma 1, Rajesh Mehra 2 1,2 Department of Electronics and Communication Engineering, National Institute for Technical Teachers Training

More information

Low Power Design for Systems on a Chip. Tutorial Outline

Low Power Design for Systems on a Chip. Tutorial Outline Low Power Design for Systems on a Chip Mary Jane Irwin Dept of CSE Penn State University (www.cse.psu.edu/~mji) Low Power Design for SoCs ASIC Tutorial Intro.1 Tutorial Outline Introduction and motivation

More information

ECE/CoE 0132: FETs and Gates

ECE/CoE 0132: FETs and Gates ECE/CoE 0132: FETs and Gates Kartik Mohanram September 6, 2017 1 Physical properties of gates Over the next 2 lectures, we will discuss some of the physical characteristics of integrated circuits. We will

More information

GIS Programming Practicuum

GIS Programming Practicuum New Course for Fall 2009 GIS Programming Practicuum Geo 599 2 credits, Monday 4:00-5:20 CRN: 18970 Using Python scripting with ArcGIS Python scripting is a powerful tool for automating many geoprocessing

More information

VLSI Designed Low Power Based DPDT Switch

VLSI Designed Low Power Based DPDT Switch International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 8, Number 1 (2015), pp. 81-86 International Research Publication House http://www.irphouse.com VLSI Designed Low

More information

Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE

Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE RESEARCH ARTICLE OPEN ACCESS Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE Mugdha Sathe*, Dr. Nisha Sarwade** *(Department of Electrical Engineering, VJTI, Mumbai-19)

More information

Introducing Technology Computer-Aided Design (TCAD)

Introducing Technology Computer-Aided Design (TCAD) Chinmay K. Maiti Introducing Technology Computer-Aided Design (TCAD) Fundamentals, Simulations, and Applications Introducing Technology Computer-Aided Design (TCAD) Introducing Technology Computer-Aided

More information

Each individual is to report on the design, simulations, construction, and testing according to the reporting guidelines attached.

Each individual is to report on the design, simulations, construction, and testing according to the reporting guidelines attached. EE 352 Design Project Spring 2015 FM Receiver Revision 0, 03-02-15 Interim report due: Friday April 3, 2015, 5:00PM Project Demonstrations: April 28, 29, 30 during normal lab section times Final report

More information

CMOS Inverter & Ring Oscillator

CMOS Inverter & Ring Oscillator CMOS Inverter & Ring Oscillator Theory: In this Lab we will implement a CMOS inverter and then use it as a building block for a Ring Oscillator. MOSfets (Metal Oxide Semiconductor Field Effect Transistors)

More information

Design and Implementation of 16-Bit Magnitude Comparator Using Efficient Low Power High Performance Full Adders

Design and Implementation of 16-Bit Magnitude Comparator Using Efficient Low Power High Performance Full Adders RESEARCH ARTICLE OPEN ACCESS Design and Implementation of 16-Bit Magnitude Comparator Using Efficient Low Power High Performance Full Adders Ajaykumar S Kulkarni 1, Nikhil N Amminabhavi 2, Akash A F 3,

More information

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency Jamie E. Reinhold December 15, 2011 Abstract The design, simulation and layout of a UMAINE ECE Morse code Read Only Memory and transmitter

More information

SOC 334 Science, Technology, and Society Lingnan University Department of Politics and Sociology Fall 2004 Term 1

SOC 334 Science, Technology, and Society Lingnan University Department of Politics and Sociology Fall 2004 Term 1 SOC 334 Science, Technology, and Society Lingnan University Department of Politics and Sociology Fall 2004 Term 1 I. GENERAL INFORMATION Contact Information Instructor: Pei Pei Koay Office: SO 214 Phone:

More information

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016 Lecture 10: Electroabsorption Modulator Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements

More information

Syllabus for Science Fiction Science (NDL 138) Gustavus Adolphus College, January 2012

Syllabus for Science Fiction Science (NDL 138) Gustavus Adolphus College, January 2012 Syllabus for Science Fiction Science (NDL 138) Gustavus Adolphus College, January 2012 Course description: This course combines a survey of the science used in science fiction with an exercise in the creative

More information

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET)

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN ISSN 0976-6480 (Print) ISSN 0976-6499

More information

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES Aamna Anil 1 and Ravi Kumar Sharma 2 1 Department of Electronics and Communication Engineering Lovely Professional University, Jalandhar, Punjab, India

More information

Lecture 9 Transistors

Lecture 9 Transistors Lecture 9 Transistors Physics Transistor/transistor logic CMOS logic CA 1947 http://www.extremetech.com/extreme/164301-graphenetransistors-based-on-negative-resistance-could-spell-theend-of-silicon-and-semiconductors

More information

EE 403: Digital Signal Processing

EE 403: Digital Signal Processing OKAN UNIVERSITY FACULTY OF ENGINEERING AND ARCHITECTURE 1 EEE 403 DIGITAL SIGNAL PROCESSING (DSP) 01 INTRODUCTION FALL 2012 Yrd. Doç. Dr. Didem Kıvanç Türeli didem.kivanc@okan.edu.tr EE 403: Digital Signal

More information

DEPARTMENT OF CLASSICAL STUDIES COURSE OUTLINE: Classical Studies 2810A/Film Studies 2198A ANCIENT GREECE IN FILM AUTUMN 2013

DEPARTMENT OF CLASSICAL STUDIES COURSE OUTLINE: Classical Studies 2810A/Film Studies 2198A ANCIENT GREECE IN FILM AUTUMN 2013 DEPARTMENT OF CLASSICAL STUDIES COURSE OUTLINE: Classical Studies 2810A/Film Studies 2198A ANCIENT GREECE IN FILM AUTUMN 2013 INSTRUCTOR: Dr. K. Olson (kolson2@uwo.ca) COURSE PAGE URL: http://ancientgreeceonfilm.wordpress.com

More information

DHA 2211 ILLUSTRATION FOR CLOTHING DESIGN Fall McNeal, M, W 9:35 A.M. 11:30 A.M

DHA 2211 ILLUSTRATION FOR CLOTHING DESIGN Fall McNeal, M, W 9:35 A.M. 11:30 A.M Instructor DHA 2211 ILLUSTRATION FOR CLOTHING DESIGN Fall 2009 262 McNeal, M, W 9:35 A.M. 11:30 A.M MyungHee Sohn Office 346 McNeal Phone 612-624-2254 (Extension 5) Email sohnx019@umn.edu Office hours

More information

Device Technology( Part 2 ): CMOS IC Technologies

Device Technology( Part 2 ): CMOS IC Technologies 1 Device Technology( Part 2 ): CMOS IC Technologies Chapter 3 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Saroj Kumar Patra, Department of Electronics and Telecommunication, Norwegian

More information

EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families

EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Homework 5 this week Lab

More information

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012 Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis

More information

A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR

A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR Janusz A. Starzyk and Ying-Wei Jan Electrical Engineering and Computer Science, Ohio University, Athens Ohio, 45701 A designated contact person Prof.

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam Georgia Institute of Technology School of Electrical and Computer Engineering Midterm Exam ECE-3400 Fall 2013 Tue, September 24, 2013 Duration: 80min First name Solutions Last name Solutions ID number

More information

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture

More information

Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits

Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits 566 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 Gate-Diffusion Input (GDI): A Power-Efficient Method for Digital Combinatorial Circuits Arkadiy Morgenshtein,

More information

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Arul C 1 and Dr. Omkumar S 2 1 Research Scholar, SCSVMV University, Kancheepuram, India. 2 Associate

More information

ECEG 350L Electronics I Laboratory Fall 2017

ECEG 350L Electronics I Laboratory Fall 2017 ECEG 350L Electronics I Laboratory Fall 2017 Introduction Lab #6: CMOS Logic Gates [revised 11/30/2017] Digital circuitry forms the foundation of the modern technical, information-centric world. All digital

More information

Low Power Optimization Of Full Adder, 4-Bit Adder And 4-Bit BCD Adder

Low Power Optimization Of Full Adder, 4-Bit Adder And 4-Bit BCD Adder Low Power Optimization Of Full Adder, 4-Bit Adder And 4-Bit BCD Adder Y L V Santosh Kumar, U Pradeep Kumar, K H K Raghu Vamsi Abstract: Micro-electronic devices are playing a very prominent role in electronic

More information

COMPSCI 372 S2 C Computer Graphics

COMPSCI 372 S2 C Computer Graphics COMPSCI 372 S2 C Computer Graphics Burkhard Wünsche 1, Christof Lutteroth 2 1 Graphics Group 2 Software Innovation Research Group IMPORTANT ANNOUNCEMENT Departmental Policy on Cheating on Assignments 1.

More information

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.

More information

Design and Implementation of Low Power Dynamic Thermometer Encoder For Flash ADC

Design and Implementation of Low Power Dynamic Thermometer Encoder For Flash ADC Design and Implementation of Low Power Dynamic Thermometer Encoder For Flash ADC Abstract: In the design of a low power Flash ADC, a major challenge lies in designing a high speed thermometer code to binary

More information

VLSI Chip Design Project TSEK06

VLSI Chip Design Project TSEK06 VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: 100 MHz, 10 dbm direct VCO modulating FM transmitter Project number: 4 Project Group: Name Project

More information

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience CMOS VLSI IC Design A decent understanding of all tasks required to design and fabricate a chip takes years of experience 1 Commonly used keywords INTEGRATED CIRCUIT (IC) many transistors on one chip VERY

More information

NanoFabrics: : Spatial Computing Using Molecular Electronics

NanoFabrics: : Spatial Computing Using Molecular Electronics NanoFabrics: : Spatial Computing Using Molecular Electronics Seth Copen Goldstein and Mihai Budiu Computer Architecture, 2001. Proceedings. 28th Annual International Symposium on 30 June-4 4 July 2001

More information

ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design

ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design by Donald 0. Pederson University of California

More information

Syllabus for TVF 318 Fundamentals of Scriptwriting 3 Credit Hours Fall 2014

Syllabus for TVF 318 Fundamentals of Scriptwriting 3 Credit Hours Fall 2014 I. COURSE DESCRIPTION Syllabus for TVF 318 Fundamentals of Scriptwriting 3 Credit Hours Fall 2014 Teaches the basics of dramatic scriptwriting for television and film and analyzes script from a Christian

More information

LIBERAL ARTS COLLEGE

LIBERAL ARTS COLLEGE LIBERAL ARTS COLLEGE 2017-2018 LBCL 295/A: THE HISTORY OF ART Section A: Monday and Wednesday, 16:15-17:30 Instructor: Mark Russell Email: mark.russell@concordia.ca Office Hours: Rm. 304 M/W, 15:00-16:00

More information

EE410 Test Structures & Testing

EE410 Test Structures & Testing Test Structures & Testing Krishna S Department of Electrical Engineering S 1 What's on the New CMOS Chip? The CMOS-LOCOS wafer contains 80 dice, each die measuring 8.3mm x 8.3mm. 1. Fabrication Test Structures

More information

Guest Editorial: Low-Voltage Integrated Circuits and Systems

Guest Editorial: Low-Voltage Integrated Circuits and Systems Circuits Syst Signal Process (2017) 36:4769 4773 DOI 10.1007/s00034-017-0666-7 Guest Editorial: Low-Voltage Integrated Circuits and Systems Fabian Khateb 1,2 Spyridon Vlassis 3 Tomasz Kulej 4 Published

More information

Linköping University. Reinventing research and education

Linköping University. Reinventing research and education Linköping University Reinventing research and education J Jacob Wikner Electronics Systems Department of Electrical Engineering Lecture 1, ANDA Course introduction, CMOS basics Analog design, second course

More information

DC-DC Converter Design Phase Acceleration with Virtuoso UltraSim Simulator

DC-DC Converter Design Phase Acceleration with Virtuoso UltraSim Simulator DC-DC Converter Design Phase Acceleration with Virtuoso UltraSim Simulator Mohamed Bouhamame, Didier Depreeuw NXP Semiconductors Caen France Outline Motivations DC-DC converter topology Implementation

More information

Lecture 26 ANNOUNCEMENTS OUTLINE. Self-biased current sources BJT MOSFET Guest lecturer Prof. Niknejad

Lecture 26 ANNOUNCEMENTS OUTLINE. Self-biased current sources BJT MOSFET Guest lecturer Prof. Niknejad Lecture 26 ANNOUNCEMENTS Homework 12 due Thursday, 12/6 OUTLINE Self-biased current sources BJT MOSFET Guest lecturer Prof. Niknejad EE105 Fall 2007 Lecture 26, Slide 1 Prof. Liu, UC Berkeley Review: Current

More information

Syllabus: Advanced Camera Techniques

Syllabus: Advanced Camera Techniques Syllabus: Advanced Camera Techniques CE 2744 C Spring 2017 Continuing Education Course Information Location: Terra Hall, 211 South Broad St., Room 1219 Dates: Tuesdays, JAN 31 APR 11 Note: Spring Break,

More information

ELECTRIC CIRCUITS. Third Edition JOSEPH EDMINISTER MAHMOOD NAHVI

ELECTRIC CIRCUITS. Third Edition JOSEPH EDMINISTER MAHMOOD NAHVI ELECTRIC CIRCUITS Third Edition JOSEPH EDMINISTER MAHMOOD NAHVI Includes 364 solved problems --fully explained Complete coverage of the fundamental, core concepts of electric circuits All-new chapters

More information

FPGA Based System Design

FPGA Based System Design FPGA Based System Design Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Why VLSI? Integration improves the design: higher speed; lower power; physically smaller. Integration reduces

More information

Sticks Diagram & Layout. Part II

Sticks Diagram & Layout. Part II Sticks Diagram & Layout Part II Well and Substrate Taps Substrate must be tied to GND and n-well to V DD Metal to lightly-doped semiconductor forms poor connection called Shottky Diode Use heavily doped

More information

A Case Study of Nanoscale FPGA Programmable Switches with Low Power

A Case Study of Nanoscale FPGA Programmable Switches with Low Power A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India

More information

*************************************************************************

************************************************************************* for EE 151 Circuits I, EE 153 Circuits II, EE 121 Introduction to Electronic Devices, and CpE 111 Introduction to Computer Engineering. Missouri University of Science and Technology Introduction The required

More information

Analogue Electronic Systems

Analogue Electronic Systems Unit 47: Unit code Analogue Electronic Systems F/615/1515 Unit level 5 Credit value 15 Introduction Analogue electronic systems are still widely used for a variety of very important applications and this

More information

An Efficient Hybrid Voltage/Current mode Signaling Scheme for On-Chip Interconnects

An Efficient Hybrid Voltage/Current mode Signaling Scheme for On-Chip Interconnects An Efficient Hybrid Voltage/Current mode Signaling Scheme for On-Chip Interconnects M. Kavicharan, N.S. Murthy, and N. Bheema Rao Abstract Conventional voltage and current mode signaling schemes are unable

More information

Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students

Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training

More information

A Short SPICE Tutorial

A Short SPICE Tutorial A Short SPICE Tutorial Kenneth H. Carpenter Department of Electrical and Computer Engineering Kanas State University September 15, 2003 - November 10, 2004 1 Introduction SPICE is an acronym for Simulation

More information

POWER EFFICIENT CARRY PROPAGATE ADDER

POWER EFFICIENT CARRY PROPAGATE ADDER POWER EFFICIENT CARRY PROPAGATE ADDER Laxmi Kumre 1, Ajay Somkuwar 2 and Ganga Agnihotri 3 1,2 Department of Electronics Engineering, MANIT, Bhopal, INDIA laxmikumre99@rediffmail.com asomkuwar@gmail.com

More information

PERFORMANCE AND ANALYSIS OF ULTRA DEEP SUB MICRON TECHNOLOGY USING COMPLEMENTRY METAL OXIDE SEMICONDUCTOR INVERTER

PERFORMANCE AND ANALYSIS OF ULTRA DEEP SUB MICRON TECHNOLOGY USING COMPLEMENTRY METAL OXIDE SEMICONDUCTOR INVERTER PERFORMANCE AND ANALYSIS OF ULTRA DEEP SUB MICRON TECHNOLOGY USING COMPLEMENTRY METAL OXIDE SEMICONDUCTOR INVERTER Shikha Goswami 1 and Shyam Akashe 2 1 Research Scholar M.tech VLSI, ITM University, Gwalior,

More information

Aarthi.P, Suresh Kumar.R, Muniraj N. J. R, International Journal of Advance Research, Ideas and Innovations in Technology.

Aarthi.P, Suresh Kumar.R, Muniraj N. J. R, International Journal of Advance Research, Ideas and Innovations in Technology. ISSN: 2454-132X Impact factor: 4.295 (Volume3, Issue6) Available online at www.ijariit.com Implementation of Pull-Up/Pull-Down Network for Energy Optimization in Full Adder Circuit P. Aarthi Assistant

More information

Lecture 20: Several Commercial Counters & Shift Register

Lecture 20: Several Commercial Counters & Shift Register EE2: Switching Systems Lecture 2: Several Commercial Counters & Shift Register Prof. YingLi Tian Nov. 27, 27 Department of Electrical Engineering The City College of New York The City University of New

More information

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications. Nick Krajewski CMPE /16/2005

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications. Nick Krajewski CMPE /16/2005 ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE 640 11/16/2005 Introduction 4 Working Groups within Wireless Analog and Mixed Signal (0.8 10 GHz) (Covered

More information

Student s Signature Completion Date. High School Teacher s Signature Date. Recommended Grade High School. COCC Review Instructor s Signature

Student s Signature Completion Date. High School Teacher s Signature Date. Recommended Grade High School. COCC Review Instructor s Signature 2 Credits College Now/CTE Student Outcomes Checklist cocc.edu/departments/college-now/ Student s Name Student s Signature Completion Date High School Teacher s Signature Date Recommended Grade High School

More information

Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage:

Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage: ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Email:

More information

2 MARK QUESTIONS & ANSWERS UNIT1-MOS TRANSISTOR PRINCIPLE

2 MARK QUESTIONS & ANSWERS UNIT1-MOS TRANSISTOR PRINCIPLE 2 MARK QUESTIONS & ANSWERS UNIT1-MOS TRANSISTOR PRINCIPLE 1.What are four generations of Integration Circuits? _ SSI (Small Scale Integration) _ MSI (Medium Scale Integration) _ LSI (Large Scale Integration)

More information

Accurate and Efficient Macromodel of Submicron Digital Standard Cells

Accurate and Efficient Macromodel of Submicron Digital Standard Cells Accurate and Efficient Macromodel of Submicron Digital Standard Cells Cristiano Forzan, Bruno Franzini and Carlo Guardiani SGS-THOMSON Microelectronics, via C. Olivetti, 2, 241 Agrate Brianza (MI), ITALY

More information

Some Key Researches on SiC Device Technologies and their Predicted Advantages

Some Key Researches on SiC Device Technologies and their Predicted Advantages 18 POWER SEMICONDUCTORS www.mitsubishichips.com Some Key Researches on SiC Device Technologies and their Predicted Advantages SiC has proven to be a good candidate as a material for next generation power

More information

USER MANUAL FOR THE SN74LS04 HEX INVERTER AND THE DM7407 HEX BUFFER FUNCTIONAL MODULE

USER MANUAL FOR THE SN74LS04 HEX INVERTER AND THE DM7407 HEX BUFFER FUNCTIONAL MODULE USER MANUAL FOR THE SN74LS04 HEX INVERTER AND THE DM7407 HEX BUFFER FUNCTIONAL MODULE SN74LS04 Hex Inverter And DM7407 Hex Buffer 1 5/24/04 TABLE OF CONTENTS 1. Index of Figures...3 2. Index of Tables...

More information

Lecture 11: Clocking

Lecture 11: Clocking High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.

More information

Lab Project #2: Small-Scale Integration Logic Circuits

Lab Project #2: Small-Scale Integration Logic Circuits Lab Project #2: Small-Scale Integration Logic Circuits Duration: 2 weeks Weeks of 1/31/05 2/7/05 1 Objectives The objectives of this laboratory project are to design some simple logic circuits using small-scale

More information

TECHNICAL REPORT. On the Design of a Negative Voltage Conversion Circuit. Yiorgos E. Tsiatouhas

TECHNICAL REPORT. On the Design of a Negative Voltage Conversion Circuit. Yiorgos E. Tsiatouhas TECHNICAL REPORT On the Design of a Negative Voltage Conversion Circuit Yiorgos E. Tsiatouhas University of Ioannina Department of Computer Science Panepistimioupolis, P.O. Box 1186, 45110 Ioannina, Greece

More information

MICROCONTROLLER BASED BOOST PID MUNAJAH BINTI MOHD RUBAEE

MICROCONTROLLER BASED BOOST PID MUNAJAH BINTI MOHD RUBAEE MICROCONTROLLER BASED BOOST PID MUNAJAH BINTI MOHD RUBAEE This thesis is submitted as partial fulfillment of the requirement for the award of Bachelor of Electrical Engineering (Power System) Faculty of

More information