DIGITAL INTEGRATED CIRCUITS FALL 2003 ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS

Size: px
Start display at page:

Download "DIGITAL INTEGRATED CIRCUITS FALL 2003 ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS"

Transcription

1 ANALYSIS AND DESIGN OF DIGITAL INTEGRATED CIRCUITS (18-322) COURSE SYLLABUS Prof. Herman Schmit HH 2108; x herman@ece.cmu.edu Prof. Andrzej J. Strojwas HH 2106; X ajs@ece.cmu.edu 1

2 I. PURPOSE Analysis and Design of Digital Integrated Circuits (18-322) is intended to provide the electrical and computer engineering student with a familiarity to and an understanding of the analytical and computer skills required for the analysis, computer simulation, design, and computer-aided physical layout of digital integrated circuits, and the capacity to apply this knowledge with creative skill to a variety of applications in electrical and computer engineering. Analysis and Design of Digital Integrated Circuits (18-322) is preparatory for study in the field of Very Large Scale Integrated (VLSI) digital circuits and engineering practice. The course focuses upon the systematic analysis and design of basic digital integrated circuits in CMOS technology, with a brief description of BiCMOS integrated circuit technologies. Problem solving and creative circuit design techniques are emphasized throughout. II. COURSE OBJECTIVES The objectives of Analysis and Design of Digital Integrated Circuits (18-322) are for the electrical and computer engineering student to learn how to model, analyze, simulate, and design digital integrated circuits for engineering applications. These circuits can be comprised of independent voltage and current sources, linear circuit elements (resistors and capacitors), and MOSFET and/or bipolar transistors. The circuits are characterized under constant (dc) and pulse (transient) excitations. Analysis and Design of Digital Integrated Circuits (18-322) provides the foundation for subsequent courses in the design of digital integrated circuits and systems, and for electrical and computer engineering practice. Basic principles, methodologies, and ad hoc analysis and design techniques are emphasized. Specifically, Analysis and Design of Digital Integrated Circuits (18-322) is intended: (1) To provide the electrical and computer engineering student with a working knowledge of digital integrated devices, circuits, and properties. (2) To develop an understanding of the static and transient characteristics of digital integrated devices and circuits. (3) To introduce the principles of combinatorial and sequential digital integrated circuits. (4) To introduce the principles of digital integrated memory circuits and systems. (5) To introduce BiCMOS digital circuits. (6) To develop the student s ability to design a small chip using both synthesis-based and custom design flows. 2

3 (7) To develop the student's ability to simulate the electrical characteristics of digital integrated circuits using the SPICE program. (8) To develop the student's ability to simulate the logic functions of digital integrated circuits using the CADENCE VERILOG tools. (9) To develop the student's ability to recognize and synthesize the physical layout of digital integrated circuits using the CADENCE VIRTUOSO layout tools. III. COURSE CONTENTS The topics to be covered in Analysis and Design of Digital Integrated Circuits (18-322) are: An introduction to the fundamental principles, ideas, and methodologies for the analysis, simulation, and design of digital integrated circuits. Emphasis is on the analysis and design of CMOS, digital integrated circuits using DC and transient analysis techniques. Junction diode, MOSFET, and BJT characteristics; CMOS static inverter analyses; CMOS, inverter delay analyses; CMOS combinatorial and sequential gates; BiCMOS Circuits; MOS memory circuits and systems; SPICE circuit simulation techniques; VERILOG logic simulation techniques; CADENCE VIRTUOSO computer-aided physical layout techniques, RTL description of CMOS logic circuits for semi-custom design. IV. PLAN OF THE COURSE The subject matter of Analysis and Design of Digital Integrated Circuits (18-322) may be divided into 8 categories. (A Tentative Lecture and Examination Schedule is on page 8 of this Course Syllabus.) The categories and the approximate time to be devoted to each are: (1) Introduction to CMOS Circuit Design & Fabrication Process... 2 weeks (2) CMOS physical layout and CADENCE/Semi-custom design... 2 weeks (3) Interconnects... 1 week (4) CMOS combinatorial and sequential gates... 2 weeks (5) Low Power Design... 1 week (6) Introduction to CMOS Processes... 1 week (7) MOSFET and bipolar device characteristics... 1 week (8) Analysis of static CMOS Gates week (9) Delay Analysis... 1 week 3

4 (10) BiCMOS Technologies week (11) MOS memory circuits and systems... 1 week (12) Future trends in VLSI/ULSI Design and Manufacturing... 1 week V. READING MATERIALS TEXT: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, Digital Integrated Circuits: A Design Perspective. Second Edition, Prentice- Hall, 2003, ISBN VI. GRADING SYSTEM Final course grades will be computed according to the following: Tests (1) 20 % Final Examination (2) 30 % Labs (3) 30 % Homeworks (4) 20 % NOTES (1) The tests will be given on Tuesday, October 14 th and Tuesday, November 18 th. The tests and final examination are closed textbook and notes. The first test will cover material up to and including October 2nd. The second test will cover material presented up to and including the lecture on November 4 th. The final examination will be comprehensive. (2) The schedule for the closed-book final examination will be announced by the registrar. (3) Minimum requirements for the laboratory reports will be clearly specified by the TA. The grading breakdown for each individual lab will be given in advance as a part of the lab handouts. Attendance in each lab is mandatory. Laboratory projects will vary in duration from 1 to 6 weeks and will be assigned in accordance with the Tentative Laboratory Schedule on page 9 of this Course Outline. (4) Homework assignments will normally be due one week after assignment. A Tentative Homework Schedule is given on page 10 of this Course Outline. (5) MAKE-UP POLICY -- Only in cases of extenuating circumstances, to be approved by the course instructors in advance, will a student be allowed to make-up a missed test or 4

5 laboratory project report. When an apparent extenuating circumstance arises, the student must make every effort to inform the course instructors in advance of the test or laboratory report deadline. The make-up procedures for such omissions will be determined on an individual basis. VII. CHEATING AND PLAGIARISM Students are referred to the University Policy About Cheating and Plagiarism. The policy of this course will be to discourage cheating to the extent possible. Students caught cheating will be disciplined in accordance with the Department of Electrical and Computer Engineering and CMU policies. Students are encouraged to discuss assignments with one another. Unless otherwise specified, the material submitted for grading, however, must be the product of individual effort. VIII. CLASS SCHEDULE LECTURES Prof. Andrzej J. Strojwas and Prof. Herman Schmit (HH 2106: X83530) (HH 2108; X86470) Lecture TH 3:00 PM 4:20 PM DH 2210 RECITATIONS Recitation 1: F 10:30 11:20 AM Reed Taylor SH 224 Recitation 2: M 10:30 AM - 11:20 AM Vikas Chandra SH 422 Recitation 3: M 11:30 AM - 12:20 AM Slava Rovner BH 235B Note: Recitation sessions will begin with Recitation 1 on September 5,

6 LABORATORIES Section A: Vikas Chandra & T 6:30 PM - 9:20 PM Zachary Menegakis HH 1107 Section B: Reed Taylor & W 6:30 PM - 9:20 PM Rebecca Miller HH 1107 Section C: Slava Rovner & R 6:30 PM - 9:20 PM Zachary Menegakis & HH 1107 Rebecca Miller Note: Laboratory sessions will begin with Section A on September 2,

7 IX. OFFICE HOURS Professor Andrzej J. Strojwas Wednesday 4:00 to 6:00 pm HH 2106: X in office Professor Herman Schmit Wednesday 4:00 to 6:00 pm HH 2108: X in office TA s (In Computer Cluster HH1107) Vikas Chandra day/tba time/tba vchandra@ece.cmu.edu Zachary Menegakis day TBA time/tba zgm@andrew.cmu.edu Rebecca Miller day TBA time/tba rebeccar@andrew.cmu.edu Slava Rovner day TBA time/tba vrovner@andrew.cmu.edu Reed Taylor day TBA time/tba rt2i@andrew.cmu.edu Yaping Zhan (grader) day TBA time/tba yapingz@andrew.cmu.edu Course Secretary Judy Bandola HH 2107: X judy@ece.cmu.edu 8:00 am 4:30 pm THE WEB PAGE FOR THE 322 CLASS IS: 7

8 TENTATIVE LECTURE AND EXAMINATION SCHEDULE LECTURE DATE SUBJECT 1 Tue., 26 Aug. Introduction to CMOS Circuits. VLSI Design Flow 2 Thurs., 28 Aug. Basic CMOS Logic Design 3 Tue., 2 Sept. Introduction to CMOS Process: From Circuit to Silicon 4 Thurs., 4 Sept. MOSFET Device Model for Circuit Simulation 5 Tue., 9 Sept. Layout I: Custom Design Flow/CADENCE VIRTUOSO 6 Thurs., 11 Sept. Layout II: Floorplanning/Place & Route 7 Tue., 16 Sept. Transistor Sizing: Logical Effort 8 Thurs., 18 Sept. Interconnects I 9 Tue., 23 Sept. Registers 10 Thurs., 25 Sept. Registers, Clocks, and Clocking Schemes 11 Tue., 30 Sept. Interconnects II/Buffering techniques 12 Thurs., 2 Oct. Automatic Synthesis Design Flow/RTL 13 Tue., 7 Oct. CMOS Power Consumption/Low Power Design 14 Thurs., 9 Oct. Alternative Design Styles Tue., 14 Oct. EXAM I 15 Thurs., 16 Oct. CMOS Processes I 16 Tue. 21 Oct. CMOS Processes II 17 Thurs., 23 Oct. Device Modeling I (MOSFET) 18 Tue., 28 Oct. CMOS Gates: Sizing, VTC and Delay 19 Thurs., 30 Oct. CMOS Inverter: VTC and Delay 20 Tue., 4 Nov. Device Modeling II (BJT) & BJT Inverter 21 Thurs., 6 Nov. BiCMOS Circuits 22 Tue., 11 Nov. Overview of Semiconductor Memories 23 Thurs., 13 Nov. SRAM, DRAM and Flash Memories Tue., 18 Nov. EXAM II 24 Thurs., 20 Nov. VLSI Testing 25 Tue., 25 Nov. Big Project Review Thurs., 27 Nov. THANKSGIVING 26 Tue., 2 Dec. VLSI Design Trends. Final Project Results Review 27 Thurs., 4 Dec. VLSI Technology Trends. Final Exam Review/ Discussions 8

9 TENTATIVE LABORATORY SCHEDULE LABORATORY L1 - VERILOG Analysis and Design (1 week) Week of: 09/01 L2 - SPICE Analysis and Design (1 week) Week of: 09/08 L3 - VIRTUOSO and custom layout design (2 weeks) Weeks of: 09/15 & 9/22 L4 - Big Design Project (10 weeks) A: 09/30 D: 12/06 Synthesized Design: From RTL to Physical Design D: 10/07 Circuit Design and SPICE Verification (pre-layout) D: 10/31 VIRTUOSO layout design and verification D: 11/14 Final Project (Optimized Design) D: 11/25 Final report D: 12/05 9

10 TENTATIVE HOMEWORK SCHEDULE Assigned Due Date Topic 1 September 4 September 11 CMOS Logic Gates 2 September 11 September 18 MOSFET Characteristics 3 September 18 September 25 Transistor Sizing-Logical Effort 4 September 25 October 2 Interconnect I and Sequential Circuits 5 October 2 October 9 Interconnect II and RTL 6 October 16 October 23 CMOS Power & Alternative Design Styles 7 October 23 October 30 CMOS Cross Sections 8 October 30 November 6 MOSFET Inverters & Gates 9 November 6 November 13 CMOS Gates and Delay 10 November 13 November 20 BiCMOS Circuits. Memories 10

UVic Department of Electrical and Computer Engineering

UVic Department of Electrical and Computer Engineering UVic Department of Electrical and Computer Engineering COURSE OUTLINE ELEC 365 Applied Electronics and Electrical Machines Fall 2013 Instructor: Office Hours: Dr. S. Nandi Days: Same as tutorial time in

More information

ES 330 Electronics II Fall 2016

ES 330 Electronics II Fall 2016 ES 330 Electronics II Fall 2016 Sect Lectures Location Instructor Office Office Hours Email Tel 001 001 9:00 am to 9:50 am Wednesday 10:00 am to 10 :50 am 2001 2001 Dr. Donald Estreich Dr. Donald Estreich

More information

EE 330 Fall Sheng-Huang (Alex) Lee and Dan Congreve

EE 330 Fall Sheng-Huang (Alex) Lee and Dan Congreve EE 330 Fall 2009 Integrated Electronics Lecture Instructor: Lab Instructors: Web Site: Lecture: MWF 9:00 Randy Geiger 2133 Coover rlgeiger@iastate.edu 294-7745 Sheng-Huang (Alex) Lee and Dan Congreve http://class.ece.iastate.edu/ee330/

More information

Lahore University of Management Sciences. EE 340 Devices and Electronics. Fall Dr. Tehseen Zahra Raza. Instructor

Lahore University of Management Sciences. EE 340 Devices and Electronics. Fall Dr. Tehseen Zahra Raza. Instructor EE 340 Devices and Electronics Fall 2014-15 Instructor Dr. Tehseen Zahra Raza Room No. SSE L-301 Office Hours TBA Email tehseen.raza@lums.edu.pk Telephone 3522 Secretary/TA TBA TA Office Hours TBA Course

More information

EE 434 ASIC & Digital Systems

EE 434 ASIC & Digital Systems EE 434 ASIC & Digital Systems Dae Hyun Kim EECS Washington State University Spring 2017 Course Website http://eecs.wsu.edu/~ee434 Themes Study how to design, analyze, and test a complex applicationspecific

More information

Lahore SSE L-301 TBA. Office TBA TBA. Hours. Credit. Duration. Core Elective COURSE DESCRIPTION. laying.

Lahore SSE L-301 TBA. Office TBA TBA. Hours. Credit. Duration. Core Elective COURSE DESCRIPTION. laying. EE 340 Devices and Electronics Fall 2013 14 Instructor Room No. Office Hours Email Telephone Secretary/TA TA Office Hours Course URL (if any) Dr. Tehseen Zahra Raza SSE L-301 TBA tehseen.raza@ @lums.edu.pk

More information

ECE Digital VLSI Design Course Syllabus Fall 2017

ECE Digital VLSI Design Course Syllabus Fall 2017 ECE484-001 Digital VLSI Design Course Syllabus Fall 2017 Instructor: Dr. George L. Engel Phone: (618) 650-2806 Office: Email: URLs: Engineering Building Room EB3043 gengel@siue.edu http://www.siue.edu/~gengel

More information

Instructor: Aaron T. Ohta Office Hours: Mon 3:30 to 4:30 pm

Instructor: Aaron T. Ohta Office Hours: Mon 3:30 to 4:30 pm EE 323 Microelectronic Circuits I Lecture: MWF 2:30 to 3:20 pm, POST 127 Labs: Section 1 Tue 9:00 to 11:50 am, Holmes 358 Section 2 Thur 9:00 to 11:50 am, Holmes 358 Section 3 Tue 1:30 to 4:20 pm, Holmes

More information

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations.

Lecture 4 -- Tuesday, Sept. 19: Non-uniform injection and/or doping. Diffusion. Continuity/conservation. The five basic equations. 6.012 ELECTRONIC DEVICES AND CIRCUITS Schedule -- Fall 1995 (8/31/95 version) Recitation 1 -- Wednesday, Sept. 6: Review of 6.002 models for BJT. Discussion of models and modeling; motivate need to go

More information

ET475 Electronic Circuit Design I [Onsite]

ET475 Electronic Circuit Design I [Onsite] ET475 Electronic Circuit Design I [Onsite] Course Description: This course covers the analysis and design of electronic circuits, and includes a laboratory that utilizes computer-aided software tools for

More information

School of Engineering

School of Engineering Electronics (ENGR 353) Spring 2009 Bulletin Description Prerequisite: grades of C or better in Engr 205 and 206. Concurrent enrollment in Engr 301. PN diodes, BJTs, and MOSFETs. Semiconductor device basics,

More information

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic CONTENTS PART I: THE FABRICS Chapter 1: Introduction (32 pages) 1.1 A Historical

More information

Carleton University. Faculty of Engineering and Design, Department of Electronics. ELEC 2507 Electronic - I Summer Term 2017

Carleton University. Faculty of Engineering and Design, Department of Electronics. ELEC 2507 Electronic - I Summer Term 2017 Carleton University Faculty of Engineering and Design, Department of Electronics Instructors: ELEC 2507 Electronic - I Summer Term 2017 Name Section Office Email Prof. Q. J. Zhang Section A 4148 ME qjz@doe.carleton.ca

More information

Course Outcome of M.Tech (VLSI Design)

Course Outcome of M.Tech (VLSI Design) Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.

More information

EE 230. Electronic Circuits and Systems. Randy Geiger 2133 Coover

EE 230. Electronic Circuits and Systems. Randy Geiger 2133 Coover EE 230 Electronic Circuits and Systems Randy Geiger 2133 Coover rlgeiger@iastate.edu 294-7745 Course Description Linear Systems Frequency domain characterization of electronic circuits and systems transfer

More information

Academic Course Description. VL2004 CMOS Analog VLSI Second Semester, (Even semester)

Academic Course Description. VL2004 CMOS Analog VLSI Second Semester, (Even semester) Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2004 CMOS Analog VLSI Second Semester, 2013-14 (Even semester)

More information

Carleton University. Faculty of Engineering, Department of Electronics ELEC 2507 / PLT 2006A - Electronic - I Winter Term 2016

Carleton University. Faculty of Engineering, Department of Electronics ELEC 2507 / PLT 2006A - Electronic - I Winter Term 2016 Carleton University Faculty of Engineering, Department of Electronics ELEC 2507 / PLT 2006A - Electronic - I Winter Term 2016 Instructor: Name Sections Office/hours Email Prof. Ram Achar A&B 3036 MC Tue:

More information

EE 410: Integrated Circuit Fabrication Laboratory

EE 410: Integrated Circuit Fabrication Laboratory EE 410: Integrated Circuit Fabrication Laboratory 1 EE 410: Integrated Circuit Fabrication Laboratory Web Site: Instructor: http://www.stanford.edu/class/ee410 https://ccnet.stanford.edu/ee410/ (on CCNET)

More information

ECEN474: (Analog) VLSI Circuit Design Fall 2011

ECEN474: (Analog) VLSI Circuit Design Fall 2011 ECEN474: (Analog) VLSI Circuit Design Fall 2011 Lecture 1: Introduction Sebastian Hoyos Analog & Mixed-Signal Center Texas A&M University Analog Circuit Sequence 326 2 Why is Analog Important? [Silva]

More information

Academic Course Description. BEC702 Digital CMOS VLSI

Academic Course Description. BEC702 Digital CMOS VLSI BEC702 Digital CMOS VLSI Academic Course Description Course (catalog) description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering CMOS is

More information

Academic Course Description

Academic Course Description BEC010- VLSI Design Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC010 VLSI Design Fifth Semester (Elective)

More information

Academic Course Description

Academic Course Description BEC702 Digital CMOS VLSI Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC702 Digital CMOS VLSI Seventh Semester

More information

EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder

EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder Week Day Date Lec No. Lecture Topic Textbook Sec Course-pack HW (Due Date) Lab (Start Date) 1 W 7-Sep 1 Course Overview, Number

More information

Academic Course Description

Academic Course Description BEC010- VLSI Design Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC010 VLSI Design Sixth Semester (Elective)

More information

Chapter 1. Introduction

Chapter 1. Introduction EECS3611 Analog Integrated Circuit esign Chapter 1 Introduction EECS3611 Analog Integrated Circuit esign Instructor: Prof. Ebrahim Ghafar-Zadeh, Prof. Peter Lian email: egz@cse.yorku.ca peterlian@cse.yorku.ca

More information

Transistor Radio Circuit Design Lecture Notes

Transistor Radio Circuit Design Lecture Notes Transistor Radio Circuit Design Lecture Notes Proficiency in the RF circuit design profession requires significant awareness of (1) American Radio Relay League, 2015 ARRL Handbook for Radio the subject,

More information

EE 330 Spring 2015 Integrated Electronics

EE 330 Spring 2015 Integrated Electronics EE 330 Spring 2015 Integrated Electronics Lecture Instructor: Randy Geiger 2133 Coover rlgeiger@iastate.edu 294-7745 Course Web Site: Lecture: MWF 9:100 1312 Hoover http://class.ece.iastate.edu/ee330/

More information

University of Victoria Department of Electrical and Computer Engineering COURSE INFORMATION AND ASSESSMENT TECHNIQUES

University of Victoria Department of Electrical and Computer Engineering COURSE INFORMATION AND ASSESSMENT TECHNIQUES University of Victoria Department of Electrical and Computer Engineering 1 September 11, 2013 COURSE INFORMATION AND ASSESSMENT TECHNIQUES (for updates and other materials see course website: http://www.ece.uvic.ca/~elec380/index.html)

More information

Lecture 1. Tinoosh Mohsenin

Lecture 1. Tinoosh Mohsenin Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/

More information

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology CMOS Digital Logic Design with Verilog Chapter1 Digital IC Design &Technology Chapter Overview: In this chapter we study the concept of digital hardware design & technology. This chapter deals the standard

More information

ECE 241 Digital Systems. Basic Information

ECE 241 Digital Systems. Basic Information ECE 241 Digital Systems Fall 2013 J. Anderson, P. Chow, K. Truong, B. Wang Basic Information Instructors and Lecture Information Section 1 2 3 4 Instructor Jason Anderson Kevin Truong Paul Chow Belinda

More information

EE 330 Fall Integrated Electronics. Thu Duong, Siva Sudani and Ben Curtin

EE 330 Fall Integrated Electronics. Thu Duong, Siva Sudani and Ben Curtin EE 330 Fall 2008 Integrated Electronics Lecture Instructor: Lab Instructors: Randy Geiger 2133 Coover rlgeiger@iastate.edu 294-7745 Thu Duong, Siva Sudani and Ben Curtin Lecture: MWF 12:10 1011 Coover

More information

VLSI I (Introduction to VLSI Design) EE 382M-ECD (#14970)

VLSI I (Introduction to VLSI Design) EE 382M-ECD (#14970) VLSI I (Introduction to VLSI Design) EE 382M-ECD (#14970) Spring 2004 Jacob A. Abraham Electrical and Computer Engineering 1 Example System-on-a-Chip (SoC) for Mobile Applications Source: ARM 2 2004, J.

More information

nmos, pmos - Enhancement and depletion MOSFET, threshold voltage, body effect

nmos, pmos - Enhancement and depletion MOSFET, threshold voltage, body effect COURSE DELIVERY PLAN - THEORY Page! 1 of! 7 Department of Electronics and Communication Engineering B.E/B.Tech/M.E/M.Tech : EC Regulation: 2016(Autonomous) PG Specialization : Not Applicable Sub. Code

More information

visit website regularly for updates and announcements

visit website regularly for updates and announcements ESE 372: Electronics Spring 2013 Web site: www.ece.sunysb.edu/~oe/leon.html visit website regularly for updates and announcements Prerequisite: ESE 271 Corequisites: ESE 211 Text Books: A.S. Sedra, K.C.

More information

Lecture 4&5 CMOS Circuits

Lecture 4&5 CMOS Circuits Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits

More information

Electronics Circuits and Devices I with Lab

Electronics Circuits and Devices I with Lab ECET110 Electronics Circuits and Devices I with Lab Term Information: 2009 Spring Credit Hours 4 Contact Hours: 5 Instructor Information: Name: Pui-chor Wong Telephone contact numbers: 403-207-3108 Office

More information

SAULT COLLEGE OF APPLIED ARTS AND TECHNOLOGY SAULT STE. MARIE, ONTARIO COURSE OUTLINE CODE NO. : ELN109 SEMESTER: TWO. Corey Meunier CHAIR

SAULT COLLEGE OF APPLIED ARTS AND TECHNOLOGY SAULT STE. MARIE, ONTARIO COURSE OUTLINE CODE NO. : ELN109 SEMESTER: TWO. Corey Meunier CHAIR SAULT COLLEGE OF APPLIED ARTS AND TECHNOLOGY SAULT STE. MARIE, ONTARIO COURSE OUTLINE COURSE TITLE: ELECTRONIC CIRCUITS 1 CODE NO. : SEMESTER: TWO PROGRAM: AUTHOR: ELECTRICAL/INSTRUMENTATION/ POWER GENERATION

More information

EC 1354-Principles of VLSI Design

EC 1354-Principles of VLSI Design EC 1354-Principles of VLSI Design UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY PART-A 1. What are the four generations of integrated circuits? 2. Give the advantages of IC. 3. Give the variety of

More information

CS/EE 181a 2010/11 Lecture 1

CS/EE 181a 2010/11 Lecture 1 CS/EE 181a 2010/11 Lecture 1 CS/EE 181 is about designing digital CMOS systems. Functional Specification Approximate domain of CS181 Circuit Specification Simulation Architectural Specification Abstract

More information

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1 Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance

More information

EECS150 - Digital Design Lecture 2 - CMOS

EECS150 - Digital Design Lecture 2 - CMOS EECS150 - Digital Design Lecture 2 - CMOS August 29, 2002 John Wawrzynek Fall 2002 EECS150 - Lec02-CMOS Page 1 Outline Overview of Physical Implementations CMOS devices Announcements/Break CMOS transistor

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes Page 1 VL0306-VLSI Devices & Design L T P C EC0306 VLSI DEVICES AND DESIGN 2 2 0 3 Prerequisite : EC0205 & EC0203 Course outcomes Instructional objectives Introduce the technology, design concepts, electrical

More information

Syllabus for ENGR065-01: Circuit Theory

Syllabus for ENGR065-01: Circuit Theory Syllabus for ENGR065-01: Circuit Theory Fall 2017 Instructor: Huifang Dou Designation: Catalog Description: Text Books and Other Required Materials: Course Objectives Student Learning Outcomes: Course

More information

EE (3L-1.5P) Analog Electronics Department of Electrical and Computer Engineering Fall 2015

EE (3L-1.5P) Analog Electronics Department of Electrical and Computer Engineering Fall 2015 EE 221.3 (3L-1.5P) Analog Electronics Department of Electrical and Computer Engineering Fall 2015 Description: Introduction to solid state electronics. Emphasis is on circuit design concepts with extensive

More information

Practical Information

Practical Information EE241 - Spring 2013 Advanced Digital Integrated Circuits MW 2-3:30pm 540A/B Cory Practical Information Instructor: Borivoje Nikolić 509 Cory Hall, 3-9297, bora@eecs Office hours: M 11-12, W 3:30pm-4:30pm

More information

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 ECEN474/704: (Analog) VLSI Circuit Design Fall 2016 Lecture 1: Introduction Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Turn in your 0.18um NDA form by Thursday Sep 1 No

More information

Solid State. Prerequisit. cies. Minimum. interviews. In research, the. A. Safety 3. PPE

Solid State. Prerequisit. cies. Minimum. interviews. In research, the. A. Safety 3. PPE Solid State Circuits (CETT 1441) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisit te/co-requisite: CETT1405 Course Description A study of various devices incorporated in circuits

More information

Every Edit is a Lie. -Jean-Luc Godard

Every Edit is a Lie. -Jean-Luc Godard Theatre 5322 (13361): The Art of Editing SYLLABUS TERM: CREDITS: LEVEL: CLASS TIME: LOCATION: INSTRUCTORS: AU 2018 03 UG/G Tues. & Thur. 12:40 2:45 PM Drake 2060 Prof. Michael Kaplan OFFICE: OFFICE EMAIL:

More information

Low Power VLSI Circuit Synthesis: Introduction and Course Outline

Low Power VLSI Circuit Synthesis: Introduction and Course Outline Low Power VLSI Circuit Synthesis: Introduction and Course Outline Ajit Pal Professor Department of Computer Science and Engineering Indian Institute of Technology Kharagpur INDIA -721302 Agenda Why Low

More information

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation

More information

0. Introduction to Microelectronic Circuits

0. Introduction to Microelectronic Circuits 0. Introduction to Microelectronic Circuits S. S. Dan and S. R. Zinka Department of Electrical & Electronics Engineering BITS Pilani, Hyderbad Campus January 18, 2016 Outline 1 Introduction 2 Course Contents

More information

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes Page 1 VL0306-VLSI Devices & Design L T P C EC0306 VLSI DEVICES AND DESIGN 2 2 0 3 Prerequisite : EC0205 & EC0203 Course outcomes the ability to identify, formulate and solve engineering problems i) Graduate

More information

Practical Information

Practical Information EE241 - Spring 2010 Advanced Digital Integrated Circuits TuTh 3:30-5pm 293 Cory Practical Information Instructor: Borivoje Nikolić 550B Cory Hall, 3-9297, bora@eecs Office hours: M 10:30am-12pm Reader:

More information

EE Analog and Non-linear Integrated Circuit Design

EE Analog and Non-linear Integrated Circuit Design University of Southern California Viterbi School of Engineering Ming Hsieh Department of Electrical Engineering EE 479 - Analog and Non-linear Integrated Circuit Design Instructor: Ali Zadeh Email: prof.zadeh@yahoo.com

More information

EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1

EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1 EECS150 - Digital Design Lecture 28 Course Wrap Up Dec. 5, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)

More information

Electronic Circuits. Lecturer. Schedule. Electronic Circuits. Books

Electronic Circuits. Lecturer. Schedule. Electronic Circuits. Books Lecturer Electronic Circuits Jón Tómas Guðmundsson Jón Tómas Guðmundsson Office: Room 120, UM-SJTU JI Building Office hours: Monday and Thursday 13:15-14:15 e-mail: tumi@raunvis.hi.is tumi@raunvis.hi.is

More information

BME 3512 Bioelectronics Reading Assignments and Homework Problems Spring 2015

BME 3512 Bioelectronics Reading Assignments and Homework Problems Spring 2015 The BME 3512 Bioelectronics course is partitioned into essentially seven areas, divided into four tests: Test One - Principles of DC and AC Circuits Review of Basic Concepts and Principles of DC and AC

More information

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. ! ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2017 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!

More information

Lecture 0: Introduction

Lecture 0: Introduction Introduction to CMOS VLSI Design Lecture : Introduction David Harris Steven Levitan Harvey Mudd College University of Pittsburgh Spring 24 Fall 28 Administrivia Professor Steven Levitan TA: Bo Zhao Syllabus

More information

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT EE 320 L ELECTRONICS I LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS by Ming Zhu DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE Get familiar with MOSFETs,

More information

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php

More information

Introduction to Computer Engineering EECS 203 dickrp/eecs203/ Grading scheme. Review.

Introduction to Computer Engineering EECS 203  dickrp/eecs203/ Grading scheme. Review. Introduction to Computer Engineering EECS 203 http://ziyang.eecs.northwestern.edu/ dickrp/eecs203/ Grading scheme Instructor: Robert Dick Office: 77 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298

More information

Monolithic Amplifier Circuits

Monolithic Amplifier Circuits Monolithic Amplifier Circuits Analog Integrated Circuits Lecturer Jón Tómas Guðmundsson Office: Room 120, UM-SJTU JI Building Office hours: Tuesday and Friday 13:15-14:15 e-mail: tumi@raunvis.hi.is Jón

More information

AN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER

AN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER AN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER K. RAMAMOORTHY 1 T. CHELLADURAI 2 V. MANIKANDAN 3 1 Department of Electronics and Communication

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php

More information

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. ! ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2016 Khanna Adapted from GATech ESE3060 Slides Lecture

More information

Digital Integrated Circuits EECS 312

Digital Integrated Circuits EECS 312 14 12 10 8 6 Fujitsu VP2000 IBM 3090S Pulsar 4 IBM 3090 IBM RY6 CDC Cyber 205 IBM 4381 IBM RY4 2 IBM 3081 Apache Fujitsu M380 IBM 370 Merced IBM 360 IBM 3033 Vacuum Pentium II(DSIP) 0 1950 1960 1970 1980

More information

COURSE SYLLABUS AVT 317: Introduction to Aviation Electronics Fall 2016

COURSE SYLLABUS AVT 317: Introduction to Aviation Electronics Fall 2016 COURSE SYLLABUS AVT 317: Introduction to Aviation Electronics Fall 2016 Instructor: Matthew Harrison Aviation Test Cell, Room 102 Tel. 618-453-9205 E-mail: harrison@siu.edu Office Hours: As posted, by

More information

1 of 6. IT 1303 ENGINEERING DRAWING Fall Instructor. Phone:

1 of 6. IT 1303 ENGINEERING DRAWING Fall Instructor. Phone: IT 1303 ENGINEERING DRAWING Fall 2017 Instructor Mr. Scott Wassermann Office: IT 101 Phone: 837-8137 email: jwassermann@sulross.edu Office Hours: by appointment Time and Location Class: TR 12:30-3:15 pm

More information

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster

More information

EE 330 Spring

EE 330 Spring Lecture Instructor: EE 330 Spring 2012 Integrated Electronics Randy Geiger 2133 Coover rlgeiger@iastate.edu 294-7745 Lab Instructors: Rui Bai bairui@iastate.edu Srijita Patra srijitapatra@iastate.edu Brian

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...

More information

FUNDAMENTALS OF MODERN VLSI DEVICES

FUNDAMENTALS OF MODERN VLSI DEVICES 19-13- FUNDAMENTALS OF MODERN VLSI DEVICES YUAN TAUR TAK H. MING CAMBRIDGE UNIVERSITY PRESS Physical Constants and Unit Conversions List of Symbols Preface page xi xiii xxi 1 INTRODUCTION I 1.1 Evolution

More information

EELE 201 Circuits I. Fall 2013 (4 Credits)

EELE 201 Circuits I. Fall 2013 (4 Credits) EELE 201 Circuits I Instructor: Fall 2013 (4 Credits) Jim Becker 535 Cobleigh Hall 994-5988 Office hours: Monday 2:30-3:30 pm and Wednesday 3:30-4:30 pm or by appointment EMAIL: For EELE 201-related questions,

More information

Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.

Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions. Introduction - Chapter 1 Evolution of IC Fabrication 1960 and 1990 integrated t circuits. it Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity

More information

GATE 2018 Online Test Series - Electronics and Communication Engineering

GATE 2018 Online Test Series - Electronics and Communication Engineering Test No GATE 2018 Online Test Series - Electronics and Communication Engineering Test Live from Test details Test Syllabus Difficulty level No of questions Max Marks Test duration Unit Test - Partial Syllabus

More information

University of Wisconsin-Madison, Nelson Institute for Environmental Studies September 2, 2014

University of Wisconsin-Madison, Nelson Institute for Environmental Studies September 2, 2014 University of Wisconsin-Madison, Nelson Institute for Environmental Studies September 2, 2014 The Earth from Above Introduction to Environmental Remote Sensing Lectures: Tuesday, Thursday 2:30-3:45 pm,

More information

16 Analog Circuits-IV Feedback amplifier, power amplifier, 555 timer Easy min

16 Analog Circuits-IV Feedback amplifier, power amplifier, 555 timer Easy min GATE 2018 Online Test Series - Electronics and Communication Engineering Test Difficulty No of Max Test Type of test Test Live from Test details Test Syllabus No level questions Marks duration 1 Engineering

More information

Teaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours

Teaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours EECS240 Spring 2012 Advanced Analog Integrated Circuits Lecture 1: Introduction Teaching Staff Elad s office hours 519 Cory Hall Tues. and Thurs. 11am-12pm (right after class) GSI: Pierluigi Nuzzo Weekly

More information

Electrical Engineering 40 Introduction to Microelectronic Circuits

Electrical Engineering 40 Introduction to Microelectronic Circuits Electrical Engineering 40 Introduction to Microelectronic Circuits Instructor: Prof. Andy Neureuther EECS Department University of California, Berkeley Lecture 1, Slide 1 Introduction Instructor: Prof.

More information

EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS

EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS EECS240 Spring 2009 Advanced Analog Integrated Circuits Lecture 1: Introduction Elad Alon Dept. of EECS Course Focus Focus is on analog design Typically: Specs circuit topology layout Will learn spec-driven

More information

University of Southern California. Department of Electrical Engineering Electrophysics. EE 326Lx - Essentials of Electrical Engineering

University of Southern California. Department of Electrical Engineering Electrophysics. EE 326Lx - Essentials of Electrical Engineering University of Southern California Department of Electrical Engineering Electrophysics EE 326Lx - Essentials of Electrical Engineering Course Syllabus Fall 2003 Abstract EE 326Lx serves as an introduction

More information

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng EE4800 CMOS Digital IC Design & Analysis Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 730 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee4800fall2010.html

More information

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated Objectives History and road map of integrated circuits Application specific integrated circuits Design flow and tasks Electric design automation tools ASIC project MSDAP In 1951 William Shockley developed

More information

CMOS LOGIC CIRCUIT DESIGN

CMOS LOGIC CIRCUIT DESIGN CMOS LOGIC CIRCUIT DESIGN CMOS LOGIC CIRCUIT DESIGN John P. Uyemura Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW ebook ISBN: 0-306-47529-4 Print

More information

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012 Advanced FPGA Design Tinoosh Mohsenin CMPE 491/691 Spring 2012 Today Administrative items Syllabus and course overview Digital signal processing overview 2 Course Communication Email Urgent announcements

More information

CONTACTING US When ing, please use the following subject line BIOD48. s that do not include this subject line may not be answered.

CONTACTING US When  ing, please use the following subject line BIOD48.  s that do not include this subject line may not be answered. BIOD48: Ornithology Person Role Contact Office Hours Professor Weir Instructor jason.weir@utoronto.ca Monday 1:00 to 2:00pm SW549 Maya Faccio TA1 maya.sonnen@gmail.com NA Paola Pulido- Santacruz TA2 paopulido@gmail.com

More information

University of Minnesota. Department of Electrical and Computer Engineering. EE 3105 Laboratory Manual. A Second Laboratory Course in Electronics

University of Minnesota. Department of Electrical and Computer Engineering. EE 3105 Laboratory Manual. A Second Laboratory Course in Electronics University of Minnesota Department of Electrical and Computer Engineering EE 3105 Laboratory Manual A Second Laboratory Course in Electronics Introduction You will find that this laboratory continues in

More information

Introduction to Electronic Devices

Introduction to Electronic Devices (Course Number 300331 ) Fall 2006 Dr. Dietmar Knipp Assistant Professor of Electrical Engineering Information: http://www.faculty.iubremen.de/dknipp/ Source: Apple Ref.: Apple Ref.: IBM Critical 10-8 10-7

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino ICT School Analog and Telecommunication Electronics A0 Course Introduction» Goals and contents» Course organization» Learning material» Reference system 15/03/2011-1 ATLCE - A0-2010

More information

Administrative-Master Syllabus form approved June/2006 revised Page 1 of 1

Administrative-Master Syllabus form approved June/2006 revised Page 1 of 1 revised 11-02-06 Page 1 of 1 Administrative - Master Syllabus I. Topical Outline Each offering of this course must include the following topics (be sure to include information regarding lab, practicum,

More information

ELEC 350L Electronics I Laboratory Fall 2012

ELEC 350L Electronics I Laboratory Fall 2012 ELEC 350L Electronics I Laboratory Fall 2012 Lab #9: NMOS and CMOS Inverter Circuits Introduction The inverter, or NOT gate, is the fundamental building block of most digital devices. The circuits used

More information

Semiconductor Devices

Semiconductor Devices Semiconductor Devices Modelling and Technology Source Electrons Gate Holes Drain Insulator Nandita DasGupta Amitava DasGupta SEMICONDUCTOR DEVICES Modelling and Technology NANDITA DASGUPTA Professor Department

More information

Academic Course Description

Academic Course Description Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2107 CMOS Mixed Signal Circuit Design Third Semester, 2014-15

More information

Academic Course Description. VL2107 CMOS Mixed Signal Circuit Design Third Semester, (Odd semester)

Academic Course Description. VL2107 CMOS Mixed Signal Circuit Design Third Semester, (Odd semester) Academic Course Description SRM University Faculty of Engineering and Technology Department of Electronics and Communication Engineering VL2107 CMOS Mixed Signal Circuit Design Third Semester, 2014-15

More information

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha ECE520 VLSI Design Lecture 2: Basic MOS Physics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture Semiconductor

More information

RICHLAND COLLEGE. School of Engineering Technology. COURSE SYLLABUS CETT 1405 AC Circuits. Fall 2018

RICHLAND COLLEGE. School of Engineering Technology. COURSE SYLLABUS CETT 1405 AC Circuits. Fall 2018 RICHLAND COLLEGE School of Engineering Technology COURSE SYLLABUS CETT 1405 AC Circuits Fall 2018 Richland College is determined to prepare the student with the knowledge and skills you need to succeed

More information