Hardware-Software Codesign. 0. Organization

Size: px
Start display at page:

Download "Hardware-Software Codesign. 0. Organization"

Transcription

1 Hardware-Software Codesign 0. Organization Lothar Thiele 0-1

2 Overview Introduction and motivation Course synopsis Administrativa 0-2

3 What is HW-SW Codesign?... integrated design of systems that consist of hardware- and software-components Analysis of HW/SW boundaries and interfaces Evaluation of design alternatives 0-3

4 Review: Target Architectures general-purpose processors microcontrollers digital signal processors systems on a chip field-programmable gate arrays 0-4

5 Hardware/Software Boundaries General purpose systems (PC, workstation) processor design: processor compiler, operating system Embedded systems design of specialized processors: processor compiler, operating system system design: processors dedicated hardware devices 0-5

6 Why Codesign? (1) Embedded systems require design optimization heterogeneous target systems processors, ASICs, FPGAs, systems-on-chip, many design goals performance, cost, power consumption, reliability,... adaptive functionality (sleep vs. active), different use scenarios Advances in formal / automated design methods automation of system-level design becomes possible reduction of design cost and time-to-market 0-6

7 Why Codesign? (2) Optimization of the design process classic design co-design hw system-level design sw hw sw concurrent hardware and software development 0-7

8 System Design Specification System Synthesis Estimation SW-Compilation Intellectual Prop. Code Instruction Set HW-Synthesis Intellectual Prop. Block Machine Code Net lists 0-8

9 System Design i705 (Palm) 0-9

10 Overview Introduction and motivation Course synopsis Administrativa 0-10

11 Course Synopsis Specification and Models of Computation (Section 2) State-Charts Kahn Process Networks System Design Mapping (Section 3) Partitioning (Section 4) Multi-Criteria Optimization (Section 5) Design Space Exploration (Section 7) Estimation Simulation-based Methods (Section 6) Performance Estimation (Section 8) Worst-Case Execution Time Analysis (Section 9) Performance Analysis of Distributed Systems (Section 10) Thermal-aware Design (Section 11) 0-11

12 Benefits? Learn about... challenges and approaches in modern system design... useful optimization methods performance estimation of distributed systems... a current research area 0-12

13 Overview Introduction and motivation Course synopsis Administrativa 0-13

14 Organization (1) Lecture: Exercises: Team: Lecture: Wednesday, 10-12, ETZ E8 Wednesday, 15-17, ETZ E8 or D96 Lothar Thiele, ETZ G87, Exercises: Rehan Ahmed, ETZ G76, Stefan Draskovic, ETZ G81, Andres Gomez, ETZ J68.2, Web page:

15 Organization (2) Course materials: slide copies, exercise sheets, papers the slides contain material from Marco Platzner, Peter Marwedel, Ryan Kastner, and others References: P. Marwedel: Embedded System Design, Springer, 2011/2018. Wayne Wolf: Computers as Components. Academic Press, Giovanni De Micheli, Rolf Ernst and Wayne Wolf: Readings in Hardware/Software Co-Design. Morgan Kaufman, Recommendation: submit/participate 9 out of 11 exercises, participate in the practical simulation exercises. Exam: written, 120 minutes, English 0-15

Lecture 1: Introduction to Digital System Design & Co-Design

Lecture 1: Introduction to Digital System Design & Co-Design Design & Co-design of Embedded Systems Lecture 1: Introduction to Digital System Design & Co-Design Computer Engineering Dept. Sharif University of Technology Winter-Spring 2008 Mehdi Modarressi Topics

More information

Digital Systems Design

Digital Systems Design Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level

More information

Introduction to co-simulation. What is HW-SW co-simulation?

Introduction to co-simulation. What is HW-SW co-simulation? Introduction to co-simulation CPSC489-501 Hardware-Software Codesign of Embedded Systems Mahapatra-TexasA&M-Fall 00 1 What is HW-SW co-simulation? A basic definition: Manipulating simulated hardware with

More information

Hardware-Software Co-Design Cosynthesis and Partitioning

Hardware-Software Co-Design Cosynthesis and Partitioning Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer

More information

Hardware/Software Codesign - introducing an interdisciplinary course

Hardware/Software Codesign - introducing an interdisciplinary course Hardware/Software Codesign - introducing an interdisciplinary course Micaela Serra and William B. Gardner Dept. of Computer Science Univ. of Victoria, Victoria, B.C. Canada mserra@csr.uvic.ca WCCCE Conference

More information

Lecture 1. Tinoosh Mohsenin

Lecture 1. Tinoosh Mohsenin Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/

More information

A Framework for Fast Hardware-Software Co-simulation

A Framework for Fast Hardware-Software Co-simulation A Framework for Fast Hardware-Software Co-simulation Andreas Hoffmann, Tim Kogel, Heinrich Meyr Integrated Signal Processing Systems (ISS), RWTH Aachen Templergraben 55, 52056 Aachen, Germany hoffmann[kogel,meyr]@iss.rwth-aachen.de

More information

EMBEDDED SYSTEM DESIGN

EMBEDDED SYSTEM DESIGN EMBEDDED SYSTEM DESIGN Embedded System Design by PETER MARWEDEL University of Dortmund, Germany A C.I.P. Catalogue record for this book is available from the Library of Congress. ISBN-10 0-387-29237-3

More information

Computer Aided Design of Electronics

Computer Aided Design of Electronics Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems

More information

When to use an FPGA to prototype a controller and how to start

When to use an FPGA to prototype a controller and how to start When to use an FPGA to prototype a controller and how to start Mark Corless, Principal Application Engineer, Novi MI Brad Hieb, Principal Application Engineer, Novi MI 2015 The MathWorks, Inc. 1 When to

More information

EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1

EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1 EECS150 - Digital Design Lecture 28 Course Wrap Up Dec. 5, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)

More information

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012 Advanced FPGA Design Tinoosh Mohsenin CMPE 491/691 Spring 2012 Today Administrative items Syllabus and course overview Digital signal processing overview 2 Course Communication Email Urgent announcements

More information

Modernised GNSS Receiver and Design Methodology

Modernised GNSS Receiver and Design Methodology Modernised GNSS Receiver and Design Methodology March 12, 2007 Overview Motivation Design targets HW architecture Receiver ASIC Design methodology Design and simulation Real Time Emulation Software module

More information

Embedded Systems. 9. Power and Energy. Lothar Thiele. Computer Engineering and Networks Laboratory

Embedded Systems. 9. Power and Energy. Lothar Thiele. Computer Engineering and Networks Laboratory Embedded Systems 9. Power and Energy Lothar Thiele Computer Engineering and Networks Laboratory General Remarks 9 2 Power and Energy Consumption Statements that are true since a decade or longer: Power

More information

Embedded System Hardware - Reconfigurable Hardware -

Embedded System Hardware - Reconfigurable Hardware - 2 Embedded System Hardware - Reconfigurable Hardware - Peter Marwedel Informatik 2 TU Dortmund Germany GOPs/J Courtesy: Philips Hugo De Man, IMEC, 27 Energy Efficiency of FPGAs 2, 28-2- Reconfigurable

More information

APPLYING A NEW HYBRID MODEL OF EMBEDDED SYSTEM DEVELOPMENT METHODOLOGY ON A FLOOD DETECTION SYSTEM

APPLYING A NEW HYBRID MODEL OF EMBEDDED SYSTEM DEVELOPMENT METHODOLOGY ON A FLOOD DETECTION SYSTEM How to cite this paper: Azizah Suliman, Nursyazana Nazri, & Surizal Nazeri. (2017). Applying a new hybrid model of embedded system development methodology on a flood detection system in Zulikha, J. & N.

More information

EDA for IC System Design, Verification, and Testing

EDA for IC System Design, Verification, and Testing EDA for IC System Design, Verification, and Testing Edited by Louis Scheffer Cadence Design Systems San Jose, California, U.S.A. Luciano Lavagno Cadence Berkeley Laboratories Berkeley, California, U.S.A.

More information

Scheduling and Communication Synthesis for Distributed Real-Time Systems

Scheduling and Communication Synthesis for Distributed Real-Time Systems Scheduling and Communication Synthesis for Distributed Real-Time Systems Department of Computer and Information Science Linköpings universitet 1 of 30 Outline Motivation System Model and Architecture Scheduling

More information

Synthesis and Optimization of Digital Circuits [As per Choice Based credit System (CBCS) Scheme SEMESTER IV Subject Code 16ELD41 IA Marks 20

Synthesis and Optimization of Digital Circuits [As per Choice Based credit System (CBCS) Scheme SEMESTER IV Subject Code 16ELD41 IA Marks 20 Synthesis and Optimization of Digital Circuits [As per Choice Based credit System (CBCS) Scheme SEMESTER IV Subject Code 16ELD41 IA Marks 20 Number of Lecture 04 Exam 80 Hours/Week Total Number of Lecture

More information

PoC #1 On-chip frequency generation

PoC #1 On-chip frequency generation 1 PoC #1 On-chip frequency generation This PoC covers the full on-chip frequency generation system including transport of signals to receiving blocks. 5G frequency bands around 30 GHz as well as 60 GHz

More information

Statement of Research Weiwei Chen

Statement of Research Weiwei Chen Statement of Research Weiwei Chen Embedded computer systems are ubiquitous and pervasive in our modern society with a wide application domain, such as automotive and avionic systems, electronic medical

More information

Low Power System-On-Chip-Design Chapter 12: Physical Libraries

Low Power System-On-Chip-Design Chapter 12: Physical Libraries 1 Low Power System-On-Chip-Design Chapter 12: Physical Libraries Friedemann Wesner 2 Outline Standard Cell Libraries Modeling of Standard Cell Libraries Isolation Cells Level Shifters Memories Power Gating

More information

Datorstödd Elektronikkonstruktion

Datorstödd Elektronikkonstruktion Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80

More information

The Morgan Kaufmann Series in Systems on Silicon Series Editor: Wayne Wolf, Princeton University

The Morgan Kaufmann Series in Systems on Silicon Series Editor: Wayne Wolf, Princeton University NETWORKS ON CHIPS The Morgan Kaufmann Series in Systems on Silicon Series Editor: Wayne Wolf, Princeton University The rapid growth of silicon technology and the demands of applications are increasingly

More information

EE382V: Embedded System Design and Modeling

EE382V: Embedded System Design and Modeling EE382V: Embedded System Design and System-Level Design Tools Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Overview System-level design

More information

Hardware/Software Codesign of Real-Time Systems

Hardware/Software Codesign of Real-Time Systems ARTES Project Proposal Hardware/Software Codesign of Real-Time Systems Zebo Peng and Anders Törne Center for Embedded Systems Engineering (CESE) Dept. of Computer and Information Science Linköping University

More information

Low Power VLSI Circuit Synthesis: Introduction and Course Outline

Low Power VLSI Circuit Synthesis: Introduction and Course Outline Low Power VLSI Circuit Synthesis: Introduction and Course Outline Ajit Pal Professor Department of Computer Science and Engineering Indian Institute of Technology Kharagpur INDIA -721302 Agenda Why Low

More information

EMBEDDED systems are those computing and control

EMBEDDED systems are those computing and control 266 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 6, NO. 2, JUNE 1998 Power Estimation of Embedded Systems: A Hardware/Software Codesign Approach William Fornaciari, Member, IEEE,

More information

Embedded Systems. Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 Springer, 年 10 月 18 日

Embedded Systems. Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 Springer, 年 10 月 18 日 12 Embedded Systems Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 Springer, 2010 2016 年 10 月 18 日 These slides use Microsoft clip arts. Microsoft copyright restrictions

More information

Control Systems Overview REV II

Control Systems Overview REV II Control Systems Overview REV II D R. T A R E K A. T U T U N J I M E C H A C T R O N I C S Y S T E M D E S I G N P H I L A D E L P H I A U N I V E R S I T Y 2 0 1 4 Control Systems The control system is

More information

Lecture Perspectives. Administrivia

Lecture Perspectives. Administrivia Lecture 29-30 Perspectives Administrivia Final on Friday May 18 12:30-3:30 pm» Location: 251 Hearst Gym Topics all what was covered in class. Review Session Time and Location TBA Lab and hw scores to be

More information

Embedded Systems and Software Validation

Embedded Systems and Software Validation Embedded Systems and Software Validation The Morgan Kaufmann Series in Systems on Silicon Series Editor: Wayne Wolf, Georgia Institute of Technology The Designer s Guide to VHDL, Second Edition Peter J.

More information

High Performance Computing for Engineers

High Performance Computing for Engineers High Performance Computing for Engineers David Thomas dt10@ic.ac.uk / https://github.com/m8pple Room 903 http://cas.ee.ic.ac.uk/people/dt10/teaching/2014/hpce HPCE / dt10/ 2015 / 0.1 High Performance Computing

More information

EE19D Digital Electronics. Lecture 1: General Introduction

EE19D Digital Electronics. Lecture 1: General Introduction EE19D Digital Electronics Lecture 1: General Introduction 1 What are we going to discuss? Some Definitions Digital and Analog Quantities Binary Digits, Logic Levels and Digital Waveforms Introduction to

More information

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives Lecture 30 Perspectives Administrivia Final on Friday December 15 8 am Location: 251 Hearst Gym Topics all what was covered in class. Precise reading information will be posted on the web-site Review Session

More information

Next Generation DSP Roadmap and related ESA activities

Next Generation DSP Roadmap and related ESA activities Next Generation DSP Roadmap and related ESA activities ADCSS09, ESTEC, the Netherlands Session 3: New Development & Investigation Areas R. Trautner Onboard Payload Data Processing section (TEC-EDP) ESA/ESTEC

More information

ASIC Computer-Aided Design Flow ELEC 5250/6250

ASIC Computer-Aided Design Flow ELEC 5250/6250 ASIC Computer-Aided Design Flow ELEC 5250/6250 ASIC Design Flow ASIC Design Flow DFT/BIST & ATPG Synthesis Behavioral Model VHDL/Verilog Gate-Level Netlist Verify Function Verify Function Front-End Design

More information

EE382V: Embedded System Design and Modeling

EE382V: Embedded System Design and Modeling EE382V: Embedded System Design and - Introduction Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Introduction Embedded systems System-level

More information

Energy autonomous wireless sensors: InterSync Project. FIMA Autumn Conference 2011, Nov 23 rd, 2011, Tampere Vesa Pentikäinen VTT

Energy autonomous wireless sensors: InterSync Project. FIMA Autumn Conference 2011, Nov 23 rd, 2011, Tampere Vesa Pentikäinen VTT Energy autonomous wireless sensors: InterSync Project FIMA Autumn Conference 2011, Nov 23 rd, 2011, Tampere Vesa Pentikäinen VTT 2 Contents Introduction to the InterSync project, facts & figures Design

More information

EECS 427 Lecture 21: Design for Test (DFT) Reminders

EECS 427 Lecture 21: Design for Test (DFT) Reminders EECS 427 Lecture 21: Design for Test (DFT) Readings: Insert H.3, CBF Ch 25 EECS 427 F09 Lecture 21 1 Reminders One more deadline Finish your project by Dec. 14 Schematic, layout, simulations, and final

More information

International Journal of Scientific & Engineering Research, Volume 7, Issue 12, December ISSN

International Journal of Scientific & Engineering Research, Volume 7, Issue 12, December ISSN International Journal of Scientific & Engineering Research, Volume 7, Issue 12, December-2016 64 Evolutionary Algorithm(EA) for Multi-Criterion Optimization:A Literature Survey 1 Punit Namdeo,PhD Scholar,

More information

Abstract of PhD Thesis

Abstract of PhD Thesis FACULTY OF ELECTRONICS, TELECOMMUNICATION AND INFORMATION TECHNOLOGY Irina DORNEAN, Eng. Abstract of PhD Thesis Contribution to the Design and Implementation of Adaptive Algorithms Using Multirate Signal

More information

A Survey on Power Reduction Techniques in FIR Filter

A Survey on Power Reduction Techniques in FIR Filter A Survey on Power Reduction Techniques in FIR Filter 1 Pooja Madhumatke, 2 Shubhangi Borkar, 3 Dinesh Katole 1, 2 Department of Computer Science & Engineering, RTMNU, Nagpur Institute of Technology Nagpur,

More information

DIGITAL PRE-DISTORTION LINEARIZER FOR A REALIZATION OF AUTOMATIC CALIBRATION UNIT

DIGITAL PRE-DISTORTION LINEARIZER FOR A REALIZATION OF AUTOMATIC CALIBRATION UNIT DIGITAL PRE-DISTORTION LINEARIZER FOR A REALIZATION OF AUTOMATIC CALIBRATION UNIT Tien Dzung DOAN, Chih Fung LAM, Kei SAKAGUCHI, Jun-ichi TAKADA, Kiyomichi ARAKI Graduate School of Science and Engineering,

More information

EE382N-20 Computer Architecture Parallelism and Locality Lecture 1

EE382N-20 Computer Architecture Parallelism and Locality Lecture 1 EE382-20 Computer Architecture Parallelism and Locality Lecture 1 Mattan Erez The University of Texas at Austin EE382-20: Lecture 1 (c) Mattan Erez What is this class about? Computer architecture Principles

More information

GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links

GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links DLR.de Chart 1 GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links Chen Tang chen.tang@dlr.de Institute of Communication and Navigation German Aerospace Center DLR.de Chart

More information

EE 434 ASIC & Digital Systems

EE 434 ASIC & Digital Systems EE 434 ASIC & Digital Systems Dae Hyun Kim EECS Washington State University Spring 2017 Course Website http://eecs.wsu.edu/~ee434 Themes Study how to design, analyze, and test a complex applicationspecific

More information

Socware, Pacwoman & Flexible Radio. Peter Nilsson. Program Manager Socware Research & Education

Socware, Pacwoman & Flexible Radio. Peter Nilsson. Program Manager Socware Research & Education Socware, Pacwoman & Flexible Radio Peter Nilsson Program Manager Socware Research & Education Associate Professor Digital ASIC Group Department of Electroscience Lund University Socware: System-on-Chip

More information

Mohit Arora. The Art of Hardware Architecture. Design Methods and Techniques. for Digital Circuits. Springer

Mohit Arora. The Art of Hardware Architecture. Design Methods and Techniques. for Digital Circuits. Springer Mohit Arora The Art of Hardware Architecture Design Methods and Techniques for Digital Circuits Springer Contents 1 The World of Metastability 1 1.1 Introduction 1 1.2 Theory of Metastability 1 1.3 Metastability

More information

EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder

EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder Week Day Date Lec No. Lecture Topic Textbook Sec Course-pack HW (Due Date) Lab (Start Date) 1 W 7-Sep 1 Course Overview, Number

More information

Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm

Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,

More information

Introduction to Software Engineering

Introduction to Software Engineering EMBEDDED SYSTEMS SOFTWARE TRAINING CENTER Introduction to Software Engineering COPYRIGHT 2011 DSR CORPORATION 1. What is Software Engineering? Solving Problems (cont.) The Analysis Process COPYRIGHT 2011

More information

Getting to Work with OpenPiton. Princeton University. OpenPit

Getting to Work with OpenPiton. Princeton University.   OpenPit Getting to Work with OpenPiton Princeton University http://openpiton.org OpenPit ASIC SYNTHESIS AND BACKEND 2 Whats in the Box? Synthesis Synopsys Design Compiler Static timing analysis (STA) Synopsys

More information

A Multi-Level Curriculum in Digital Instrumentation and Control based on Field Programmable Gate Array Technology

A Multi-Level Curriculum in Digital Instrumentation and Control based on Field Programmable Gate Array Technology A Multi-Level Curriculum in Digital Instrumentation and Control based on Field Programmable Gate Array Technology Omar Elkeelany 1 [Mohamed Abdelrahman 2 ] Abstract Currently, on one hand courses in digital

More information

Early Adopter : Multiprocessor Programming in the Undergraduate Program. NSF/TCPP Curriculum: Early Adoption at the University of Central Florida

Early Adopter : Multiprocessor Programming in the Undergraduate Program. NSF/TCPP Curriculum: Early Adoption at the University of Central Florida Early Adopter : Multiprocessor Programming in the Undergraduate Program NSF/TCPP Curriculum: Early Adoption at the University of Central Florida Narsingh Deo Damian Dechev Mahadevan Vasudevan Department

More information

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS Charlie Jenkins, (Altera Corporation San Jose, California, USA; chjenkin@altera.com) Paul Ekas, (Altera Corporation San Jose, California, USA; pekas@altera.com)

More information

On-chip Networks in Multi-core era

On-chip Networks in Multi-core era Friday, October 12th, 2012 On-chip Networks in Multi-core era Davide Zoni PhD Student email: zoni@elet.polimi.it webpage: home.dei.polimi.it/zoni Outline 2 Introduction Technology trends and challenges

More information

Lecture 4&5 CMOS Circuits

Lecture 4&5 CMOS Circuits Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits

More information

A Case Study of Nanoscale FPGA Programmable Switches with Low Power

A Case Study of Nanoscale FPGA Programmable Switches with Low Power A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India

More information

Digital Systems Laboratory

Digital Systems Laboratory 2012 Fall CSE140L Digital Systems Laboratory Lecture #2 by Dr. Choon Kim CSE Department, UCSD chk034@eng.ucsd.edu Lecture #2 1 Digital Technologies CPU(Central Processing Unit) GPU(Graphics Processing

More information

An External Command Reading White line Follower Robot

An External Command Reading White line Follower Robot EE-712 Embedded System Design: Course Project Report An External Command Reading White line Follower Robot 09405009 Mayank Mishra (mayank@cse.iitb.ac.in) 09307903 Badri Narayan Patro (badripatro@ee.iitb.ac.in)

More information

AI Application Processing Requirements

AI Application Processing Requirements AI Application Processing Requirements 1 Low Medium High Sensor analysis Activity Recognition (motion sensors) Stress Analysis or Attention Analysis Audio & sound Speech Recognition Object detection Computer

More information

REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.

REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. December 3-6, 2018 Santa Clara Convention Center CA, USA REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. https://tmt.knect365.com/risc-v-summit @risc_v ACCELERATING INFERENCING ON THE EDGE WITH RISC-V

More information

Low Power Design Part I Introduction and VHDL design. Ricardo Santos LSCAD/FACOM/UFMS

Low Power Design Part I Introduction and VHDL design. Ricardo Santos LSCAD/FACOM/UFMS Low Power Design Part I Introduction and VHDL design Ricardo Santos ricardo@facom.ufms.br LSCAD/FACOM/UFMS Motivation for Low Power Design Low power design is important from three different reasons Device

More information

Game Engine Programming

Game Engine Programming Game Engine Programming GMT Master Program Utrecht University Dr. Nicolas Pronost Course code: INFOMGEP Credits: 7.5 ECTS Lecture #16 Final lecture The final assignment Submit your assignment 4 by Thursday

More information

Testing of Complex Digital Chips. Juri Schmidt Advanced Seminar

Testing of Complex Digital Chips. Juri Schmidt Advanced Seminar Testing of Complex Digital Chips Juri Schmidt Advanced Seminar - 11.02.2013 Outline Motivation Why testing is necessary Background Chip manufacturing Yield Reasons for bad Chips Design for Testability

More information

Classic. Feature. EPLD Family. Table 1. Classic Device Features

Classic. Feature. EPLD Family. Table 1. Classic Device Features Classic EPLD Family May 1999, ver. 5 Data Sheet Features Complete device family with logic densities of 300 to 900 usable gates (see Table 1) Device erasure and reprogramming with non-volatile EPROM configuration

More information

DSP Design Lecture 1. Introduction and DSP Basics. Fredrik Edman, PhD

DSP Design Lecture 1. Introduction and DSP Basics. Fredrik Edman, PhD DSP Design Lecture 1 Introduction and DSP Basics Fredrik Edman, PhD fredrik.edman@eit.lth.se Lecturers Fredrik Edman (course responsible) Mail: fredrik.edman@eit.lth.se Room E:2538 Mojtaba Mahdavi (exercises

More information

Hardware-Software Co-Design in Practice: A Case Study in Image Processing

Hardware-Software Co-Design in Practice: A Case Study in Image Processing Hardware-Software Co-Design in Practice: A Case Study in Image Processing Ralf Joost Institute of Applied Microelectronics and Computer Engineering University of Rostock Rostock, 18051, Germany ralf.joost@uni-rostock.de

More information

Design in the Late-Silicon Age

Design in the Late-Silicon Age Design in the Late-Silicon Age Jan M. Rabaey University of California @ Berkeley Director MARCO Gigascale System Research Center DUSD(Labs) History Proceeds along Ages 280M 12M Permian Triasic Jurassic

More information

Discussion Points for HW-CSP Breakout Session. July 19, 2017 Jeyanandh Paramesh, Subhanshu Gupta, Greg LaCaille, Vishal Saxena, Sarah Yost

Discussion Points for HW-CSP Breakout Session. July 19, 2017 Jeyanandh Paramesh, Subhanshu Gupta, Greg LaCaille, Vishal Saxena, Sarah Yost Discussion Points for HW-CSP Breakout Session July 19, 2017 Jeyanandh Paramesh, Subhanshu Gupta, Greg LaCaille, Vishal Saxena, Sarah Yost Topics for Discussion (Tentative) What are the main issues at the

More information

CSE 166: Image Processing. Overview. What is an image? Representing an image. What is image processing? History. Today

CSE 166: Image Processing. Overview. What is an image? Representing an image. What is image processing? History. Today CSE 166: Image Processing Overview Image Processing CSE 166 Today Course overview Logistics Some mathematics Lectures will be boardwork and slides CSE 166, Fall 2016 2 What is an image? Representing an

More information

Bricken Technologies Corporation Presentations: Bricken Technologies Corporation Corporate: Bricken Technologies Corporation Marketing:

Bricken Technologies Corporation Presentations: Bricken Technologies Corporation Corporate: Bricken Technologies Corporation Marketing: TECHNICAL REPORTS William Bricken compiled 2004 Bricken Technologies Corporation Presentations: 2004: Synthesis Applications of Boundary Logic 2004: BTC Board of Directors Technical Review (quarterly)

More information

Design of Digital FIR Filter using Modified MAC Unit

Design of Digital FIR Filter using Modified MAC Unit Design of Digital FIR Filter using Modified MAC Unit M.Sathya 1, S. Jacily Jemila 2, S.Chitra 3 1, 2, 3 Assistant Professor, Department Of ECE, Prince Dr K Vasudevan College Of Engineering And Technology

More information

Multi-core Platforms for

Multi-core Platforms for 20 JUNE 2011 Multi-core Platforms for Immersive-Audio Applications Course: Advanced Computer Architectures Teacher: Prof. Cristina Silvano Student: Silvio La Blasca 771338 Introduction on Immersive-Audio

More information

SW simulation and Performance Analysis

SW simulation and Performance Analysis SW simulation and Performance Analysis In Multi-Processing Embedded Systems Eugenio Villar University of Cantabria Context HW/SW Embedded Systems Design Flow HW/SW Simulation Performance Analysis Design

More information

Original Research Articles

Original Research Articles Original Research Articles Researchers Vijaya Kumar P, Rajesh V Department of ECE, Faculty of Engineering & Technology. SRM University, Chennai Email- vijay_at23@rediffmail.com vrajesh@live.in On-Chip

More information

Self-Aware Adaptation in FPGAbased

Self-Aware Adaptation in FPGAbased DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Self-Aware Adaptation in FPGAbased Systems IEEE FPL 2010 Filippo Siorni: filippo.sironi@dresd.org Marco Triverio: marco.triverio@dresd.org Martina Maggio: mmaggio@mit.edu

More information

Microprocessor & Interfacing Lecture Programmable Interval Timer

Microprocessor & Interfacing Lecture Programmable Interval Timer Microprocessor & Interfacing Lecture 30 8254 Programmable Interval Timer P A R U L B A N S A L A S S T P R O F E S S O R E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E

More information

Map of Human Computer Interaction. Overview: Map of Human Computer Interaction

Map of Human Computer Interaction. Overview: Map of Human Computer Interaction Map of Human Computer Interaction What does the discipline of HCI cover? Why study HCI? Overview: Map of Human Computer Interaction Use and Context Social Organization and Work Human-Machine Fit and Adaptation

More information

Séminaire Supélec/SCEE

Séminaire Supélec/SCEE Séminaire Supélec/SCEE Models driven co-design methodology for SDR systems LECOMTE Stéphane Directeur de thèse PALICOT Jacques Co-directeur LERAY Pierre Encadrant industriel GUILLOUARD Samuel Outline Context

More information

By the end of this chapter, you should: Understand what is meant by engineering design. Understand the phases of the engineering design process.

By the end of this chapter, you should: Understand what is meant by engineering design. Understand the phases of the engineering design process. By the end of this chapter, you should: Understand what is meant by engineering design. Understand the phases of the engineering design process. Be familiar with the attributes of successful engineers.

More information

PE713 FPGA Based System Design

PE713 FPGA Based System Design PE713 FPGA Based System Design Why VLSI? Dept. of EEE, Amrita School of Engineering Why ICs? Dept. of EEE, Amrita School of Engineering IC Classification ANALOG (OR LINEAR) ICs produce, amplify, or respond

More information

TKT-1212 Digitaalijärjestelmien toteutus

TKT-1212 Digitaalijärjestelmien toteutus TKT-1212 Digitaalijärjestelmien toteutus Lecture 15 - System design trends & challenges Erno Salminen, TUT, 2012 Sidenote regarding exercises: Always mark the initial state of the FSM! Outline and acknowledgements

More information

A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability

A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability L. Wanner, C. Apte, R. Balani, Puneet Gupta, and Mani Srivastava University of California, Los Angeles puneet@ee.ucla.edu

More information

On Current Strategies for Hardware Acceleration of Digital Image Restoration Filters

On Current Strategies for Hardware Acceleration of Digital Image Restoration Filters On Current Strategies for Hardware Acceleration of Digital Image Restoration Filters ERIC GRANGER Laboratoire d imagerie, de vision et d intelligence artificielle Dépt. de génie de la production automatisée

More information

Implementation of Huffman Decoder on Fpga

Implementation of Huffman Decoder on Fpga RESEARCH ARTICLE OPEN ACCESS Implementation of Huffman Decoder on Fpga Safia Amir Dahri 1, Dr Abdul Fattah Chandio 2, Nawaz Ali Zardari 3 Department of Telecommunication Engineering, QUEST NawabShah, Pakistan

More information

FPGA Based System Design

FPGA Based System Design FPGA Based System Design Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Why VLSI? Integration improves the design: higher speed; lower power; physically smaller. Integration reduces

More information

B. Tech. Degree ELECTRONICS AND COMMUNICATION ENGINEERING

B. Tech. Degree ELECTRONICS AND COMMUNICATION ENGINEERING B. Tech. Degree IN ELECTRONICS AND COMMUNICATION ENGINEERING SYLLABUS FOR CREDIT BASED CURRICULUM (2014-2018) DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY TIRUCHIRAPPALLI

More information

Automated Driving Systems with Model-Based Design for ISO 26262:2018 and SOTIF

Automated Driving Systems with Model-Based Design for ISO 26262:2018 and SOTIF Automated Driving Systems with Model-Based Design for ISO 26262:2018 and SOTIF Konstantin Dmitriev The MathWorks, Inc. Certification and Standards Group 2018 The MathWorks, Inc. 1 Agenda Use of simulation

More information

WiMAX Basestation: Software Reuse Using a Resource Pool. Arnon Friedmann SW Product Manager

WiMAX Basestation: Software Reuse Using a Resource Pool. Arnon Friedmann SW Product Manager WiMAX Basestation: Software Reuse Using a Resource Pool Cory Modlin Wireless Systems Architect cmodlin@ti.com L. N. Reddy Wireless Software Manager lnreddy@tataelxsi.co.in Arnon Friedmann SW Product Manager

More information

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with

More information

Development of Timer Core Based on 82C54 Using VHDL

Development of Timer Core Based on 82C54 Using VHDL Development of Timer Core Based on 82C54 Using VHDL S.Bhargavi M.Tech Scholar, Department of ECE, Madanapalle Institute of Technology and Sciences, Madanapalle, India. Abstract: This paper proposes a new

More information

EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK

EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College

More information

CLIPPER: Counter-based Low Impact Processor Power Estimation at Run-time

CLIPPER: Counter-based Low Impact Processor Power Estimation at Run-time CLIPPER: Counter-based Low Impact Processor Power Estimation at Run-time Jorgen Peddersen, Sri Parameswaran School of Computer Science and Engineering The University of New South Wales & National ICT Australia

More information

Model-Based Design for Sensor Systems

Model-Based Design for Sensor Systems 2009 The MathWorks, Inc. Model-Based Design for Sensor Systems Stephanie Kwan Applications Engineer Agenda Sensor Systems Overview System Level Design Challenges Components of Sensor Systems Sensor Characterization

More information

Chapter 1 Introduction

Chapter 1 Introduction Chapter 1 Introduction 1.1 Introduction There are many possible facts because of which the power efficiency is becoming important consideration. The most portable systems used in recent era, which are

More information

PRFloor: An Automatic Floorplanner for Partially Reconfigurable FPGA Systems

PRFloor: An Automatic Floorplanner for Partially Reconfigurable FPGA Systems PRFloor: An Automatic Floorplanner for Partially Reconfigurable FPGA Systems Tuan D. A. Nguyen (1) & Akash Kumar (2) (1) ECE Department, National University of Singapore, Singapore (2) Chair of Processor

More information

Mixed Synchronous/Asynchronous State Memory for Low Power FSM Design

Mixed Synchronous/Asynchronous State Memory for Low Power FSM Design Mixed Synchronous/Asynchronous State Memory for Low Power FSM Design Cao Cao and Bengt Oelmann Department of Information Technology and Media, Mid-Sweden University S-851 70 Sundsvall, Sweden {cao.cao@mh.se}

More information

Learning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT

Learning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT 2-8.1 2-8.2 Spiral 2 8 Cell Mark Redekopp earning Outcomes I understand how a digital circuit is composed of layers of materials forming transistors and wires I understand how each layer is expressed as

More information